


LINEAR CONSUMER DATA BOOK



FAIRCHILD

INTRODUCTION

The application of linear integrated circuit technology to consumer electronics pioneered by Fairchild with the μ A703 RF-IF amplifier in 1967 has become one of the fastest growing segments of the linear market.

Today, systems ranging from home safety and appliances to television receivers to automotive control systems are economically performing complex functions with ever improving reliability. Fairchild Linear has been a major factor in the growth of this industry with:

- "State of the Art" technologies including ion implant, I²L and compatible FET/linear processes.
- A continuing program of quality and reliability improvement to meet the ever increasing requirements of this industry and the end user of all of these systems — the consumer.
- High-volume, low-cost manufacturing.
- Cooperative product planning with our customers to achieve optimum system performance.


The combination of new technologies, new markets and new applications are continually bringing forth new circuits for the consumer market. Fairchild encourages discussion of your new ideas and is prepared to quote custom circuits for your high volume applications.

In summary, the Fairchild Consumer Linear team is working with customers to bring to the market linear circuits which will optimize cost and performance requirements of consumer electronic products — and they are being reliably produced in volume.

Contact us for your consumer needs. Put Fairchild to work for you.

TABLE OF CONTENTS

CHAPTER 1	Numerical Index, Selection Guide and Industry Cross Reference	1-3
CHAPTER 2	Quality and Hi Rel Processing	2-3
CHAPTER 3	DICE	3-3
CHAPTER 4	Product Information (Data Sheets)	4-3
CHAPTER 5	Order and Package Information	5-3
CHAPTER 6	Field Sales Offices	6-3



**NUMERICAL INDEX, SELECTION GUIDE
AND INDUSTRY CROSS REFERENCE** 1

QUALITY AND HI REL PROCESSING 2

DICE 3

PRODUCT INFORMATION - DATA SHEETS 4

ORDER AND PACKAGE INFORMATION 5

**FAIRCHILD FIELD SALES OFFICES,
REPRESENTATIVES AND DISTRIBUTORS** 6

INDEX

DEVICE	DESCRIPTION	PAGE
μ A703	RF-IF Amplifier	4-3
μ A706	5 Watt Audio Amplifier	4-6
μ A720	AM Radio System	4-11
μ A721	AM/FM Radio System	4-16
μ A732	FM Stereo Multiplex Decoder	4-27
μ A739	Dual Low Noise Audio Preamplifier	4-31
μ A742	Zero Crossing AC Trigger	4-35
μ A746	Chroma Demodulator	4-41
μ A749	Dual Audio Preamplifier	4-45
μ A753	FM Gain Block	4-53
μ A757	Gain Controlled IF Amplifier	4-56
μ A758	PLL FM Stereo Multiplex Decoder	4-62
μ A759	Power Operational Amplifier	4-66
μ A767	FM Stereo Multiplex Decoder	4-74
μ A780	PLL Chroma Subcarrier Regenerator	4-77
μ A781	Gain Controlled Chroma Amplifier	4-83
μ A783	9 Watt Audio Power Amplifier	4-88
μ A787	Chroma Processor	4-94
μ A788	TV Chroma Demodulator and DC Tint Control	4-98
μ A796	Double Balanced Modulator/Demodulator	4-104
μ A1310	PLL FM Stereo Multiplex Decoder	4-109
μ A1391/1394	TV Horizontal Processor	4-111
μ A2136	FM IF Amplifier/Limiter/Detector	4-115
μ A3064	TV Automatic Fine-Tuning Circuit	4-119
μ A3065	TV Sound System	4-123
μ A3075	FM IF Amp/Lim/Det/Audio Preamp	4-126
μ A3089	FM IF Amp/Lim/Det/Audio Preamp	4-129
μ A4136	Quad Operational Amplifier	4-134
μ A4558	Dual Operational Amplifier	4-143
μ A7300	Dolby "B" Type Noise Reduction System	4-147
μ A7307	1.6 Watt Audio Amplifier	4-151
μ A7390	Ground Fault Detector	4-156
μ A7391	DC Motor Speed Control Circuit	4-159
μ A7392	DC Motor Speed Control Circuit	4-169
TAA630S	PAL Chroma Demodulator	4-177
TBA510	Chroma Processing Circuit	4-180
TBA520	PAL Chroma Demodulator	4-184
TBA530	RGB Matrix Preamplifier	4-187
TBA540	PAL Reference Combination	4-191
TBA560C	Luminance and Chrominance Control Combination	4-195
TBA641	Audio Power Amplifier	4-200
TBA800	5 Watt Audio Amplifier	4-206
TBA810S	7 Watt Audio Amplifier	4-213
TBA820	2 Watt Audio Amplifier	4-218
TBA920/920S	TV Horizontal Oscillator	4-222
TBA970	TV Video Amplifier	4-226
TBA990	PAL Chroma Demodulator	4-228

INDEX (Cont'd)

DEVICE	DESCRIPTION	PAGE
TDA1170/1270	TV Vertical Deflection System	4-233
TDA1190/1190Z	One Chip TV Sound System	4-248
TDA2002	8 Watt Audio Amplifiers	4-251
TDA2510	Chrominance Combination	4-270
TDA2521	PAL Chroma Demodulator Combination	4-274
TDA2522	PAL Chroma Demodulator Combination	4-278
TDA2530	RGB Matrix Preamplifier	4-282
TDA2560	Luminance and Chrominance Control Combination	4-288
TDA2590	TV Horizontal Oscillator Combination	4-295

SELECTION GUIDE

CONSUMER CIRCUITS

AUDIO POWER AMPLIFIERS

Item	DEVICE NO.	Features	Power Supply Voltage V	Speaker Impedance Ω	Power Output W	Page Number
1	μ A7307	Mini-dip package low voltage, low current	9.0 6.0 3.0	4.0 4.0 4.0	1.6 0.75 0.09	4-151
2	TBA641A12	High current capability	9.0	4.0	2.2	4-201
3	TBA641B11	High current capability	14	4.0	4.5	4-201
4	TBA800	Suitable for 24 V supply operation; eg: TV	24	16	5.0	4-207
5	TBA800A	Suitable for 24 V supply operation; eg: TV	24	16	5.0	4-207
6	TBA810S	Thermal shutdown	14.4	4.0	6.0	4-214
7	TBA810AS	Thermal shutdown	14.4	4.0	6.0	4-214
8	TBA810DS	Thermal shutdown over voltage protection	14.4	4.0	6.0	4-214
9	TBA810DAS	Thermal shutdown over voltage protection	14.4	4.0	6.0	4-214
10	TBA820	Low power supply operation-suitable for battery operation	12 9.0 6.0 3.5	8.0 8.0 4.0 4.0	2.0 1.2 0.75 0.22	4-219
11	TBA820L	Low power supply operation-suitable for battery operation	12 9.0 6.0 3.5	8.0 8.0 4.0 4.0	2.0 1.2 0.75 0.22	4-219
12	TDA2002	Thermal shutdown, over voltage protection, short circuit protection	16 14.4 14.4	2.0 2.0 4.0	10.0 8.0 5.0	4-261
13	TDA2002A	Thermal shutdown, short circuit protection	16 14.4 14.4	2.0 2.0 4.0	10.0 8.0 5.0	4-261
14	μ A706A	High current capability	9.0	4.0	2.2	4-6
15	μ A706B	High current capability	14	4.0	5.5	4-6
16	μ A759	Power op amp	—	—	—	4-66
17	μ A783	Thermal shutdown (operation from 4.0 to 30 V)	24	8.0	9.0	4-88

SELECTION GUIDE

CONSUMER CIRCUITS

RADIO-AUDIO CIRCUITS

Item	DEVICE NO.	Description	Page Number
IF, RF Amplifiers, Gain Blocks, Detectors, Decoders			
1	μ A703	IF, RF Amplifier	4-3
2	μ A720	AM Radio Circuit (RF, Converter, IF)	4-11
3	μ A721	AM/FM IF Amplifier, FM Limiter, Detector	4-16
4	μ A732	Stereo Decoder	4-27
5	μ A753	FM Gain Block	4-53
6	μ A757	Gain Controlled IF Amplifier	4-56
7	μ A758	PLL Stereo Decoder	4-62
8	μ A767	Stereo Decoder	4-74
9	μ A1310	PLL Stereo Decoder	4-109
10	μ A2136	FM IF Limiter Detector	4-115
11	μ A3075	FM IF Limiter Detector	4-126
12	μ A3089	FM IF Limiter Detector	4-129
Preamplifiers			
13	μ A739	Dual Audio Preamplifier	4-31
14	μ A749	Dual Audio Preamplifier	4-45
15	μ A4136	Quad Operation Amplifier	4-134
16	μ A4558	Dual Operational Amplifier	4-143
Dolby Noise Reduction			
17	μ A7300	Dolby "B" Noise Reduction	4-147
Special Functions			
18	μ A742	Zero Crossing ac Trigger Trigac	4-35
19	μ A7390	Ground Fault Detector	4-156
20	μ A7391	2.0 A Motor Speed Control	4-159
21	μ A7392	300 mA Motor Speed Control	4-169

SELECTION GUIDE

CONSUMER CIRCUITS

TELEVISION CIRCUITS

Item	DEVICE NO.	Description	Useful for		Page Number
			NTSC	PAL	
1	μ A746	Chroma Demodulator	X		4-41
2	μ A780	PLL Chroma Subcarrier Regenerator	X		4-77
3	μ A781	Gain Controlled Chroma Amplifier	X		4-83
4	μ A787	Chroma Processor	X		4-94
5	μ A788	Chroma Demodulator— DC Tint Control	X		4-98
6	μ A796	Double Balanced Modulator/ Demodulator	X	X	4-104
7	μ A1391	Horizontal Processor (\div Flyback)	X	X	4-111
8	μ A1394	Horizontal Processor (- Flyback)	X	X	4-111
9	μ A3064	Automatic Fine Tuning	X		4-119
10	μ A3065	Sound IF	X	X	4-126
11	TAA630S	Chroma Demodulator		X	4-177
12	TBA510	Chroma Processor		X	4-180
13	TBA520	Chroma Demodulator		X	4-184
14	TBA530	RGB Matrix Preamplifier	X	X	4-188
15	TBA540	Reference Combination		X	4-192
16	TBA560C	Luma & Chroma Control Combination		X	4-196
17	TBA920	Horizontal Oscillator	X	X	4-223
18	TBA920S	Horizontal Oscillator	X	X	4-223
19	TBA970	Video Amplifier	X	X	4-227
20	TBA990	Chroma Demodulator		X	4-229
21	TDA1170	Vertical Deflection	X	X	4-234
22	TDA1190	TV Sound System	X	X	4-248
23	TDA1190Z	TV Sound System	X	X	4-248
24	TDA1270	Vertical Deflection	X	X	4-234
25	TDA2510	Chroma Combination	X	X	4-270
26	TDA2521	Chroma Demodulator		X	4-274

SELECTION GUIDE

CONSUMER CIRCUITS

TELEVISION CIRCUITS (Cont'd)

Item	DEVICE NO.	Description	Useful for		Page Number
			NTSC	PAL	
27	TDA2522	Chroma Demodulator		X	4-278
28	TDA2530	RGB Matrix Preamp Preamplifier	X	X	4-282
29	TDA2460	Luma & Chroma Control Combination	X	X	4-288
30	TDA2590	Horizontal Oscillator Combination	X	X	4-296

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
1458CE	μ A1458CHC		741CJ	μ A741PC	
1458CP	μ A1458CTC		741CP	μ A741TC	
1458E	μ A1458HC		747BE	μ A747HM	
1458P	μ A1458TC		747BL	μ A747DM	
1558E	μ A1558HM		747CE	μ A747HC	
3207A		9645DC	747CJ	μ A747PC	
3245	9645/3245		747CL	μ A747DC	
527		μ A760HM	748BE	μ A748HM	
532		μ A798TC	748BH	μ A748FM	
536		μ A740AHM	748BL	μ A748DM	
556CJ	μ A556PC		748CE	μ A748HC	
709AE	μ A709AHM		748CL	μ A748DC	
709AH	μ A709AFM		748CP	μ A748TC	
709AL	μ A709ADM		75S107		75107APC
709BE	μ A709HM		75S108		75108APC
709BH	μ A709FM		75S207		75207PC
709BL	μ A709DM		75S208		75208PC
709CE	μ A709HC		75322	9643DC	
709CJ	μ A709PC		75361	9644DC	
709CL	μ A709DC		75361A		9643DC
710BE	μ A710HM		75363	9643DC	
710BH	μ A710FM		75450N	75450APC	
710BL	μ A710DM		78M05BE	μ A78M05HM	
710CE	μ A710HC		78M05CE	μ A78M05HC	
710CL	μ A710DC		78M06BE	μ A78M06HM	
711BE	μ A711HM		78M06CE	μ A78M06HC	
711BH	μ A711FM		78M08BE	μ A78M08HM	
711BL	μ A711DM		78M08CE	μ A78M08HC	
711CE	μ A711HC		78M12BE	μ A78M12HM	
711CJ	μ A711PC		78M12CE	μ A78M12HC	
711CL	μ A711DC		78M15BE	μ A78M15HM	
723BE	μ A723HM		78M15CE	μ A78M15HC	
723BL	μ A723DM		78M20BE	μ A78M20HM	
723CE	μ A723HC		78M20CE	μ A78M20HC	
723CJ	μ A723PC		78M24BE	μ A78M24HM	
723CL	μ A723DC		78M24CE	μ A78M24HC	
733DC	μ A733DC		8216	μ A8T26A	
733DM	μ A733DM		8T26A	μ A8T26APC	
733FM	μ A733FM		8T26A	μ A8T26ADC	
733HC	μ A733HC		AN217		μ A721PC
733HM	μ A733HM		AM26LS29		9634
741BE	μ A741HM		AM26LS30		9636A
741BH	μ A741FM		AM26S10	9640	
741BL	μ A741DM		AM26S11	9641	
741CE	μ A741HC		AN559	μ A0802	

1

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
CA1190	TDA1190Z		CA3064E	μ A3064PC	
CA1310	μ A1310		CA3064T	μ A3064HC	
CA3004T		μ A703HC	CA3065E	μ A3065PC	
CA3005T		μ A703HC	CA3070E	μ A780PC	
CA3006T		μ A703HC	CA3071E	μ A781PC	
CA3008		μ A741FM	CA3072E	μ A746PC	
CA3008A		μ A741FM	CA3075E	μ A3075PC	
CA3010		μ A741HM	CA3078AS		μ A776DM
CA3010A		μ A741HM	CA3078AT		μ A776HM
CA3011T		μ A753TC	CA3078S		μ A776TC
CA3012T		μ A753TC	CA3078T		μ A776HC
CA3013T		μ A753TC	CA3079		μ A742DC
CA3014T		μ A753TC	CA3085		μ A723HC
CA3015		μ A741HM	CA3085A		μ A723HC
CA3015A		μ A741HM	CA3085AF		μ A723DC
CA3016		μ A741FM	CA3085AS		μ A723DC
CA3016		μ A741FM	CA3085B		μ A723HM
CA3018	μ A3018HM		CA3085BF		μ A723DM
CA3018A	μ A3018HM		CA3085BS		μ A723DC
CA3019	μ A3019HM		CA3085F		μ A723DC
CA3021T		μ A757DC	CA3085S		μ A723DC
CA3022T		μ A757DC	CA3086	μ A3086DC	
CA3023T		μ A757DC	CA3088E		μ A720PC
CA3026	μ A3026HM		CA3089E	μ A3089PC	
CA3028AT		μ A703HC	CA3090E		μ A758PC
CA3028T		μ A703HC	CA3123E	μ A720PC	
CA3029		μ A741TC	CA3126Q	μ A787PC	
CA3029A		μ A741TC	CA3134		TDA1190
CA3030		μ A741TC	CA3458S	1458TC	
CA3030A		μ A741TC	CA3458T	1458HC	
CA3036	μ A3036HM		CA3558S		1558HM
CA3037		μ A741DM	CA3558T	1558HM	
CA3037A		μ A741DM	CA3741CS	μ A741TC	
CA3038		μ A741DM	CA3741CT	μ A741HC	
CA3038A		μ A741DM	CA3741S		μ A741HM
CA3039	μ A3039HM		CA3741T	μ A741HM	
CA3041E		μ A3065PC	CA3747CE	μ A747PC	
CA3024E		μ A3065PC	CA3747CF		μ A747DC
CA3043		μ A3065PC	CA3747CT	μ A747HC	
CA3044T		μ A3064	CA3747E	μ A747DM	
CA3045	μ A3045DM		CA3747F	μ A747DM	
CA3046	μ A3046DC		CA3747T	μ A747HM	
CA3045	μ A3054DC		CA3748CS	μ A748TC	
CA3058E		μ A742DC	CA3748CT	μ A748HC	
CA3059		μ A742DC			

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
CA3748S		μ A748HM	LH0061K		μ A791KM
CA3748T	μ A748HC		LH101H		μ A741HM
CA758E	μ A758PC		LH201H		μ A741HM
DAC-08	μ A0801		LH2101AD		μ A747ADM
DAC-08A	μ A0801A		LH740AH		μ A740AHM
DAC-08C	μ A0801C		LM101AD	μ A101ADM	
DAC-08E	μ A0801E		LM101AF	μ A101AFM	
DS0026	9646/0026		LM101AH	μ A101AHM	
DS3486		9637A	LM101D	μ A101DM	
DS3487		9634	LM101H	μ A101HM	
DS3645	9645/3245		LM1011		μ A7300
DS3691		9636A	LM102H	μ A102HM	
DS3692		9634	LM104H	μ A104HM	
DS8834		μ A8T26A	LM105H	μ A105HM	
DS8835		μ A8T26A	LM106F		μ A710FM
DS78LS120		9637A	LM106H		μ A710HM
DS8T26A	μ A8T26A		LM107H	μ A107HM	
HA1156	μ A1310		LM108AD	μ A108ADM	
HA11226		μ A7300	LM108AF	μ A108AFM	
LA1201		μ A721PC	LM108AH	μ A108AHM	
LAS1405	μ A78H05KC		LM108D	μ A108DM	
LAS1412	μ A78H12KC		LM108F	μ A108FM	
LAS1415	μ A78H15KC		LM108H	μ A108HM	
LF111H	μ AF111HM		LM109K	μ A109KM	
LF155AH	μ AF155AHM		LM111H	μ A111HM	
LF155H	μ AF155HM		LM117		μ A78GKM
LF156AH	μ AF156AHM		LM120H-05		μ A79M05HM
LF156H	μ AF156HM		LM120H-12		μ A79M12HM
LF157AH	μ AF157AHM		LM120H-15		μ A79M15HM
LF157H	μ AF157HM		LM120K-05		μ A7905KM
LF211H	μ AF211HM		LM120K-12		μ A7912KM
LF311H	μ AF311HC		LM124D	μ A124DM	μ A3503DM
LF355AH	μ AF355AHC		LM1303N		μ A749PC
LF355H	μ AF355HC		LM1304N	μ A732PC	
LF356A	μ AF356AHC		LM1307N	μ A767PC	
LF356H	μ AF356HC		LM1310	μ A1310	
LF357	μ AF357HC		LM139	μ A139DM	
LF357A	μ AF357AHC		LM139A	μ A139ADM	
LH0002	SH0002		LM1414J		μ A711DC
LH0021CK		μ A791KC	LM1458H	μ A1458HC	
LH0021K		μ A791KM	LM1458N	μ A1458TC	
LH0021K/883		μ A791KMQB	LM1488J	μ A1488	9616DC
LH0041		μ A759HM	LM1489AJ	μ A1489A	9617DC
LH0061C		μ A791KC	LM1489J	μ A1489	9617DC
LH0061CK		μ A791KM	LM1496H	μ A796HC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
LM1496N	μ A796PC		LM3018H	μ A3018HM	
LM1514J		μ A711DM	LM3019H	μ A3019HM	
LM1558H	μ A1558HM		LM302H	μ A302HC	
LM160H	μ A760HM		LM3026H	μ A3026HM	
LM1800N	μ A758PC		LM3039H	μ A3039HM	
LM1820N	μ A720PC		LM304H	μ A304HC	
LM1829N	μ A787PC		LM3045D	μ A3045DM	
LM1841N	μ A2136PC		LM3046N	μ A3046DC	
LM1850N		μ A7390PC	LM305AH	μ A305AHC	
LM198	μ AF198		LM305H	μ A305HC	
LM210AF	μ A201AFM		LM3053N	μ A753TC	
LM201AH	μ A201AHM		LM3054N	μ A3054DC	
LM201D	μ A201DM		LM306H		μ A710HC
LM201H	μ A201HM		LM3064H	μ A3064HC	
LM202H	μ A202HM		LM3065N	μ A3065PC	
LM204H	μ A204HM		LM307H	μ A307HC	
LM205H	μ A205HM		LM307N	μ A307TC	
LM206F		μ A710FM	LM3070N	μ A780PC	
LM206H		μ A710HC	LM3075N	μ A3075PC	
LM207H	μ A207HM		LM308AD	μ 308ADC	
LM208AD	μ A208ADM		LM308AH	μ A308AHC	
LM208AF	μ A208AFM		LM308D	μ A308DC	
LM208AH	μ A208AHM		LM308H	μ A308HC	
LM208D	μ A208DM		LM308N	μ A308TC	
LM208F	μ A208FM		LM3086N	μ A3086DC	
LM208H	μ A208HM		LM309K	μ A309KC	
LM209K	μ A209KM		LM311H	μ A311HC	
LM220H-05		μ A79M05HM	LM311N	μ A311TC	
LM220H-12		μ A79M12HM	LM320H-05		μ A79M05HC
LM220H-15		μ A79M15HM	LM320H-12		μ A79M12HC
LM220K-05		μ A7905KM	LM320H-15		μ A79M15HC
LM220K-12		μ A7912KM	LM320K-05		μ A7905KC
LM220K-15		μ A7915KM	LM320K-12		μ A7912KC
LM222N		μ A555TC	LM320K-15		μ A7915KC
LM224D	μ A224DM		LM320MP-12		μ A79M12AUC
LM2901N	μ A2901PC	μ A775PC	LM320MP-15		μ A79M15AUC
LM2902N	μ A2902PC		LM320MP-5.0		μ A79M05AUC
LM2904N		μ A798TC	LM320MP-6.0		μ A79M06AUC
LM2905N		μ A555TC	LM320MP-8.0		μ A79M08AUC
LM2907N		μ A4151TC	LM320T-12		μ A7912UC
LM2917N		μ A7151PC	LM320T-15		μ A7915UC
LM301AD	μ A301ADC		LM320T-18		μ A7918UC
LM301AH	μ A301AHC		LM320T-24		μ A7924UC
LM301AN	μ A301ATC		LM320T-5		μ A7905UC
LM3018AH	μ A3018HM		LM320T-6		μ A7906UC

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
LM320T-8		μ A7908UC	LM4250H		μ A776HM
LM323K	SH323KC		LM5108AJ	75108ADC	
LM323K	μ A78H05KC		LM55107AJ	55107ADM	
LM324D	μ A324DC	μ A3403DC	LM55108AJ	55108ADM	
LM324N	μ A324PC	μ A3403PC	LM55109J	55109DM	
LM339A	μ A339ADC		LM55110J	55110A	
LM340K-05	μ A7805KC		LM5524J	55S24	
LM340K-06	μ A7806KC		LM5528J	5528DM	
LM340K-08	μ A7808KC		LM5534J	55S234DM	
LM340K-12	μ A7812KC		LM555CN	μ A555TC	
LM340K-15	μ A7815KC		LM556CN	μ A556PC	
LM340K-18	μ A7818KC		LM703LH	μ A703HC	
LM340K-24	μ A7824KC		LM709CH	μ A709HC	
LM340T-05	μ A7805UC		LM709CN	μ A709PC	
LM340T-06	μ A7806UC		LM709H	μ A709HM	
LM340T-08	μ A7808UC		LM710CH	μ A710HC	
LM340T-12	μ A7812UC		LM710CN	μ A710PC	
LM340T-15	μ A7815UC		LM710H	μ A710HM	
LM340T-18	μ A7818UC		LM711CH	μ A711HC	
LM340T-24	μ A7824UC		LM711CN	μ A711PC	
LM342P-12		μ A78C12U1C	LM711H	μ A711HM	
LM342P-15		μ A78C15U1C	LM723CD	μ A723DC	
LM342P-18		μ A78C18U1C	LM723CH	μ A723HC	
LM342P-24		μ A78C24U1C	LM723CN	μ A723PC	
LM342P-5.0			LM723D	μ A723DM	
LM342P-6.0			LM723H	μ A723HM	
LM432P-8.0		μ A78C08U1C	LM725AH	μ A725AHM	
LM350N		75453BPC	LM725CH	μ A725HC	
LM351N	75453BPC		LM725H	μ A725HM	
LM358H	μ A798HM		LM733CD	μ A733DC	
LM360H	μ A760HC		LM733CH	μ A733CH	
LM376N	μ A376TC		LM733CN	μ A733PC	
LM380N		TBA820L	LM733D	μ A733DM	
LM381AN		μ A739DC	LM733H	μ A733HM	
LM381N		μ A739PC	LM741CD	μ A741DC	
LM382N		μ A739PC	LM741CH	μ A741HC	
LM383	TDA2002		LM741CN-08	μ A741TC	
LM386		μ A7307	LM741CN-14	μ A741PC	
LM387N		μ A739PC	LM741F	μ A741FM	
LM388N		TBA820L	LM741H	μ A741HM	
LM390	μ AF398		LM746N	μ A746PC	
LM3905N		μ A555TC	LM747CD	μ A747DC	
LM4250H		μ A776HM	LM747CH	μ A747HC	
LM4250CH		μ A776HC	LM747CN	μ A747PC	
LM4250CN		μ A776DC	LM747D	μ A747DM	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
LM747H	μ A747HM		MC1326P		μ A746PC
LM748CH	μ A748HC		MC1327		TDA2522
LM748CN	μ A748TC		MC1328P		μ A746PC
LM748H	μ A748HM		MC1339P		μ A749PC
LM75107AJ	75107ADC		MC1350P		μ A757DC
LM75107AN	75107APC		MC1351P		μ A3065PC
LM75108AN	75108APC		MC1352P		μ A757DC
LM75109J	75109DC		MC1353P		μ A757DC
LM75109N	75109PC		MC1355P		μ A3065PC
LM75110J	75110A		MC1357P	μ A2136PC	
LM75110N	75110A		MC1358P		μ A3065PC
LM75150J	75150DC		MC1364P	μ A3064PC	
LM75150N	75150PC	9616DC	MC1370P	μ A780PC	
LM75154J	75154DC	9617DC	MC1371P	μ A781PC	
LM75154N	75154PC		MC1375P	μ A3075PC	
LM75207J	75207DC		MC1391	μ A1391TC	
LM75207N	75207PC		MC1394P	μ A1394TC	
LM75208J	75208DC		MC1398P		μ A787PC
LM75208N	75208PC		MC1408L6	μ A0802C	
LM7524J	75S24		MC1408L7	μ A0802B	
LM7524N	75S24		MC1408L8	μ A0802A	
LM7528J	7528DC		MC1410G		μ A733HC
LM7528N	7528PC		MC1411	9665	
LM75325J	75325DC		MC1412	9666	
LM75325N	75325PC		MC1413	9667	
LM7534J	75S234DC		MC1414L		μ A711DC
LM7534N	75S234PC		MC1414P		μ A711PC
LM7535J	7535DC		MC1416	9668	
LM7535N	7535PC		MC1420G		μ A733HC
LM75450J	75450BDC		MC1435G		μ A749DHC
LM75450N	75450BPC		MC1435L		μ A749DC
LM75451N	75451BTC		MC1437L		μ A749DC
LM75452N	75452BTC		MC1437P		μ A749PC
LM75453N	75453BTC		MC1438R		μ A791KC
LM75454N	75454BTC		MC14443		μ A9708
M51728		μ A7392	MC14447		μ A9708
MC1303P		μ A749PC	MC1456CG		μ A776HC
MC1304P	μ A732PC		MC1456CL		μ A776DC
MC1305P		μ A732PC	MC1456G		μ A776HC
MC1306		μ A7307	MC1456L		μ A776DC
MC1307P	μ A767PC		MC1458CG	μ A1458CHC	
MC1310P	μ A1310PC		MC1458CP1	μ A1458CTC	
MC1311P	μ A758PC		MC1458G	μ A1458HC	
MC1312P	μ A1312PC		MC1458P1	μ A1458TC	
MC1324P		μ A746PC	MC1496G	μ A796HC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
MC1496P	μ A796PC		MC1712F	μ A702FM	
MC1508L8	μ A0802		MC1712L	μ A702DM	
MC1510F		μ A733FM	MC1723CG	μ A723HC	
MC1510G		μ A733HM	MC1723CL	μ A723DC	
MC1514F		μ A711FM	MC1723G	μ A723HM	
MC1514L		μ A711DM	MC1723L	μ A723DM	
MC1520G		μ A733HM	MC1741CG	μ A741HC	
MC1535G		μ A749HM	MC1741CG	μ A747HC	
MC1535L		μ A749DM	MC1741CL	μ A741DC	
MC1537L		μ A749DM	MC1741CP1	μ A741TC	
MC1550G		μ A757DC	MC1741CP2	μ A741PC	
MC1556G		μ A776HM	MC1741F	μ A741FM	
MC1556L		μ A776DM	MC1741G	μ A741HM	
MC1558G	μ A1558HM		MC1741L	μ A741DM	
MC1560G		μ A78M00HM	MC1747CL	μ A747DC	
MC1560R		μ A7800KM	MC1747G	μ A747HM	
MC1561G		μ A78MGHM	MC1747L	μ A747DM	
MC1561R		μ A78MGHM	MC1748CG	μ A748HC	
MC1563G		μ A79MGHM	MC1748CP1	μ A748TC	
MC1563R		μ A79MGHM	MC1748G	μ A748HM	
MC1569G		μ A78MGHM	MC1776CG	μ A776HC	
MC1569R		μ A78GKM	MC1776G	μ A776HM	
MC1590		μ A757DC	MC3245	9645/3345	
MC1596G	μ A796HM		MC3301P	μ A3301PC	
MC1709CG	μ A709HC		MC3302P	μ A3302PC	
MC1709CL	μ A709DC		MC3360		μ A7307
MC1709CP1	μ A709TC		MC3401P	μ A3401PC	
MC1709CP2	μ A709PC		MC3403L	μ A3403DC	
MC1709F	μ A709FM		MC3403P	μ A3403PC	
MC1709G	μ A709HM		MC3425		μ A7390TC
MC1709L	μ A709DM		MC3430		75107APC
MC1710CG	μ A710HC		MC3433		75108APC
MC1710CL	μ A710DC		MC3440		9642DC
MC1710CP	μ A710PC		MC3441		9642DC
MC1710F	μ A710FM		MC3443		9642DC
MC1710G	μ A710HM		MC3448A	μ A3448A	
MC1710L	μ A710DM		MC3456	μ A556PC	
MC1711CG	μ A711HC		MC3476	μ A776PC	
MC1711CL	μ A711DC		MC3486		9637A
MC1711CP	μ A711PC		MC3487		9634
MC1711F	μ A711FM		MC3503L	μ A3503DM	
MC1711G	μ A711HM		MC75107L	75107ADC	
MC1711L	μ A711DM		MC75107P	75107APC	
MC1712CG	μ A702HC		MC75108L	75108ADC	
MC1712CL	μ A702DC		MC75108P	75108APC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
MC75109L	75109DC		MC7824CK	μ A7824KC	
MC75109P	75109PC		MC7824CP	μ A7824UC	
MC75110L	75110ADC		MC7905CK	μ A7905KC	
MC75110PC	75110APC		MC7905CP	μ A7905UC	
MC75207L	75207DC		MC7906CK	μ A7906KC	
MC75207P	75207PC		MC7906CP	μ A7906UC	
MC75208L	75208DC		MC7908CK	μ A7908KC	
MC75208P	75208PC		MC7908CP	μ A7908UC	
MC7524L	75S24		MC7912CK	μ A7912KC	
MC7524P	75S24		MC7912CP	μ A7912UC	
MC7528L	7528DC		MC7915CK	μ A7915KC	
MC7528P	7528PC		MC7915CP	μ A7915UC	
MC75325L	75325DC		MC7918CK	μ A7918KC	
MC75325P	75325PC		MC7918CP	μ A7918UC	
MC7534L	755234DC		MC7924CK	μ A7924KC	
MC7534P	755234DC		MC7924CP	μ A7924UC	
MC75365		9645PC	MC8T13L	μ A8T13DM	
MC75450L	75450BDC		MC8T13P	μ A8T13PC	
MC75450P	75450BPC		MC8T14L	μ A8T14DM	
MC75451P	75451BTC		MC8T23P	μ A8T23PC	
MC75452P	75452BTC		MC8T24P	μ A8T24PC	
MC75453P	75453BTC		MC8T26A	μ A8T26A	
MC75454P	75454BTC		MFC4060A		μ A78MGT2C
MC75491P	75491PC		MFC4062A		μ A78MGT2C
MC75492P	75492PC		MFC4063A		μ A78MGT2C
MC7705CP		μ A78M05UC	MFC4064A		μ A78MGT2C
MC7706CP		μ A78M06UC	MFC6030A		μ A78MGT2C
MC7708CP		μ A78M08UC	MFC6032A		μ A78MGT2C
MC7712CP		μ A78M12UC	MFC6033A		μ A78MGT2C
MC7715CP		μ A78M15UC	MFC6034A		μ A78MGT2C
MC7718CP		μ A7818UC	MFC8000		μ A739PC
MC7720CP		μ A78M20UC	MFC8001		μ A739PC
MC7724CP		μ A78M24UC	MFC8002		μ A739PC
MC7805CK	μ A7805KC		MFC8030		μ A703HC
MC7805CP	μ A7805UC		MFC8070		μ A742DC
MC7806CK	μ A7806KC		MLM101AG	μ A101AHM	
MC7806CP	μ A7806UC		MLM104G	μ A104HM	
MC7808CK	μ A7808KC		MLM105G	μ A105HM	
MC7808CP	μ A7808UC		MLM107G	μ A107HM	
MC7812CK	μ A7812KC		MLM109G		μ A78M05HM
MC7812CP	μ A7812UC		MLM109K		μ A109KM
MC7815CK	μ A7815KC		MLM110G	μ A110HM	
MC7815CP	μ A7812UC		MLM201AG	μ A201AHM	
MC7818CK	μ A7812KC		MLM204G	μ A204HM	
MC7818CP	μ A7812UC		MLM205G	μ A205HM	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
MLM207G	μ A207HM		N8T13B	8T13PC	
MLM209G		μ A78M05HM	N8T13F	8T13DC	
MLM209K	μ A209KM	μ A7805KM	N8T14B	8T14PC	
MLM210G	μ A210HM		N8T14F	8T14DC	
MLM301AG	μ A301AHC		N8T15F		9616DC
MLM301AP1	μ A301ATC		N8T16F		9627DC
MLM304G	μ A304HC		N8T23B	8T23PC	
MLM305G	μ A305HC		N8T23F	8T23DC	
MLM307G	μ A307HC		N8T24B	8T24PC	
MLM309G		μ A78M05HC	N8T24F	8T24DC	
MLM309K	μ A309KC		N8T26A	μ A8T26A	
MLM310G	μ A310HC		OP-02		μ A741AHM
MLM311G	μ A311HC***		OP-04		μ A741AHM
MLM311P1	μ A311TC***		OP-05		μ A714HC
ML1408-6L	μ A0802CDC		OP-07	μ A714HC	
ML1408-7L	μ A0802BDC		PA239A		μ A739PC
ML1408-8L	μ A0802ADC		RC1488D	μ A1488	9616DC
ML1508-8L	μ A0802DM		RC1489AD	μ A1489A	9617DC
MMH0026	9646/0026		RC1489D	μ A1489	9617DC
NE515A	μ A733PC		RC4136D	μ A4136DC/DM	
NE515K		μ A733HC	RC4136DB	μ A4136PC	
NE521A		75107APC	RC4136DP	μ A4136PC	
NE521F		75107ADC	RC4151	μ A4151	μ A7151
NE522A		75108APC	RC4152		μ A7151
NE522F		75108ADC	RC4558DN	μ A4558TC	
NE526A		μ A760DC	RC4558T	μ A4558HC	
NE526K		μ A760HC	RC55109D	55109DM	
NE527K		μ A760HC	RC555DN	μ A555TC	
NE529K		μ A760HC	RC556D	μ A556DC	
NE536T	μ A740HC	μ A740HC	RC556DP	μ A556PC	
NE545		μ A7300	RC733TF	μ A733HC	
NE550A		μ A723PC	RC75107AD	75107ADC	
NE550L		μ A723HC	RC75107AP	75107APC	
NE555V	μ A555TC		RC75108AD	75108ADC	
NE556A	μ A556PC		RC75108ADP	75108APC	
NE556F	μ A556DC		RC75109D	75109DC	
NE592A		μ A733PC	RC75109DP	75109PC	
NE645		μ A7300	RC75110D	75110ADC	
N10145	10145A		RC75150D	75150DC	
N10149	10146		RC75154M	75154DC	
N5071A	μ A781PC		RC7524M	75S24DC	
N5072A	μ A746PC		RC7524MP	75S24PC	
N5558T	μ A1458HC		RC7528M	7528DC	
N5558V	μ A1458TC		RC7528MP	7528PC	
N5570B	μ A780PC		RC75325M	75325DC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
RC75325MP	75325PC		SN52702L	μ A702HM	
RC8T13M	μ A8T13DC		SN52709J	μ A709DM	
RC8T13MP	μ A8T13PC		SN52709L	μ A709HM	
RC8T14M	μ A8T14DC		SN52710J	μ A710DM	
RC8T14MP	μ A8T14PC		SN52710L	μ A710HM	
RC8T23M	μ A8T23DC		SN52711J	μ A711DM	
RC8T23MP	μ A8T23PC		SN52711L	μ A711HM	
RC8T24M	μ A8T24DC		SN52723J	μ A723DM	
RC8T24MP	μ A8T24PC		SN52723L	μ A723HM	
RC9621D	9621DC		SN52741J	μ A741DM	
RC9622D	9622DC		SN52741L	μ A741HM	
RM4136D	μ A4136DM		SN52747J	μ A747DM	
RM55107AD	55107ADM		SN52747L	μ A747HM	
RM55108AD	55108ADM		SN52748J	μ A748DM	
RM55110D	55110DM		SN52748L	μ A748HM	
RM5524M	5524DM		SN52771J		μ A776DM
RM5525M	5525DM		SN52771L		μ A776HM
RM55325M	55325DM		SN52777J	μ A777DM	
RM555T	μ A555HM		SN52777L	μ A777HM	
RM556D	μ A556DM		SN52810J		μ A710DM
RM733TF	μ A733HM		SN52810L		μ A710HM
RM8T13M	μ A8T13DM		SN52811J		μ A711DM
RM8T14M	μ A8T14DM		SN52811L		μ A711HM
SE515K		μ A733HM	SN52820J		μ A711DM
SE526A		μ A760DM	SN529K		μ A733HC
SE526K		μ A760HM	SN5510FA		μ A833FM
SE527K		μ A760HM	SN5510L		μ A733HM
SE529A		μ A733DM	SN55107AL	55107ADM	
SE529K		μ A760HM	SN55107BJ	55107BDM	
SE536T		μ A740HM	SN55108AJ	55108ADM	
SE550L		μ A723HM	SN551088J	55108BDM	
SE592K		μ A733HM	SN55109J	55109DM	
SH76008		TDA2002	SN5511FA		μ A733FM
SH76018		TDA2002	SN5511L		μ A733HM
SN2660JA		μ A776DM	SN55110J	55110ADM	
SN52L022L		μ A798HM	SN55112J	55112DM	
SN52L044JA		μ A3503DM	SN55114J	9614DM	
SN52309LA		μ A78M05HM	SN55114SB	9614FM	
SN52506J		μ A711DM	SN55115J	9615DM	
SN52510L		μ A710HM	SN55115SB	9615FM	
SN52514J		μ A711DM	SN5512L		μ A733HM
SN52520J		μ A710DM	SN55121J	55121DM	
SN52558L	μ A1558HM		SN55122J	55122DM	
SN52660L		μ A776HM	SN55123J	55123DM	
SN52702J	μ A702DM		SN55124J	55124DM	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
SN5514L		μ A733HM	SN72376P	μ A376TC	
SN55207J	55207DM		SN72440J		μ A742DC
SN55208J	55208DM		SN72440N		μ A742DC
SN55234J	55S234DM		SN72506J		μ A711DC
SN5524J	55S24DM		SN72506N		μ A711PC
SN55325J	55325DM		SN72510J		μ A710DC
SN55325SB	55325FM		SN72510L		μ A710HC
SN55326SB	55326FM		SN72510N		μ A710PC
SN55327SB	55327FM*		SN72514J		μ A711DC
SN55450BJ	55450BDM		SN72514N		μ A711PC
SN55450J	55450DM		SN72555P	μ A555TC	
SN55451BL	55451BHM		SN72556N	μ A556PC	
SN55451L	55451HM		SN72558L	μ A1458HC	
SN55452BL	55452BHM		SN72558P	μ A1458TC	
SN55452L	55452HM		SN72660JA		μ A776DC
SN55453BL	55453BHM		SN72660L		μ A776HC
SN55453L	55453HM		SN72660N		μ A776DC
SN55454BL	55454BHM		SN72660P		μ A776TC
SN55454L	55454HM		SN72702J	μ A702DC	
SN55460J	55460DM		SN72702L	μ 702HC	
SN55461L	55461HM		SN72709J	μ A709DC	
SN55462L	55462HM		SN72709L	μ A709HC	
SN55463L	55463HM		SN72709P	μ A709TC	
SN55464L	55464HM		SN72710L	μ A710HC	
SN71710J	μ A710DC		SN72710N	μ A710PC	
SN72L022L		μ A798HC	SN72711J	μ A711DC	
SN72L022P		μ A798TC	SN72711L	μ A711HC	
SN72L044JA		μ A3403DC	SN72711N	μ A711PC	
SN72L044N		μ A3403PC	SN72720J		μ A710DC
SN72301AN	μ A301ADC		SN72720N		μ A710PC
SN72301L	μ A301AHC		SN72723J	μ A723DC	
SN72301P	μ A301ATC		SN72723L	μ A723HC	
SN72304L	μ A104HM		SN72723N	μ A723PC	
SN72305AL	μ A305AHC		SN72733J	μ A733DC	
SN72305L	μ A305HC		SN72733L	μ A733HC	
SN72307L	μ A307HC		SN72733N	μ A733PC	
SN72307P	μ A307TC		SN72741J	μ A741DC	
SN72308AL	μ A308AHC		SN72741L	μ A741HC	
SN72308AN	μ A308ADC		SN72741N	μ A741PC	
SN72308L	μ A308HC		SN72741P	μ A741TC	
SN72308N	μ A308DC		SN72747J	μ A747DC	
SN72309LA		μ A78M05HC	SN72747L	μ A747HC	
SN72310L	μ A310HC		SN72748J	μ A748DC	
SN72311L	μ A311HC		SN72748L	μ A748HC	
SN72311P	μ A311TC		SN72748N	μ A748DC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
SN72748P	μ A748TC		SN75121N	75121PC	
SN72771J		μ A776DC	SN75122J	75122DC	
SN72771L		μ A776HC	SN75122N	75122PC	
SN72771N		μ A776DC	SN75123J	75123DC	
SN72771P		μ A776TC	SN75123N	75123PC	
SN72777J	μ A777DC		SN75124J	75124DC	
SN72777L	μ A777HC		SN75124N	75124PC	
SH72777N	μ A777DC		SN75124L		μ A733HC
SN72777P	μ A777TC		SN7514P		μ A733PC
SN72810J		μ A710DC	SN75150J	75150DC	9616DC
SN72810L		μ A710HC	SN75150P	75150PC	9616DC
SN72810N		μ A710PC	SN75152J	9627DC	
SN72811J		μ A711DC	SN75154J	75154DC	9617DC
SN72811L		μ A711HC	SN75182N		9615DC
SN72811N		μ A711PC	SN75183N		9614DC
SN72820J		μ A711DC	SN75188J	1488DC	
SN72820N		μ A711PC	SN75189AJ	1489ADC	
SN7496	7496		SN75189J	1489DC	
SN7497	7497		SN7520	75S20	
SN7510L		μ A733HC	SN75207J	75207DC	
SN75107AJ	75107ADC		SN75207N	75207PC	
SN75107AN	75107APC		SN75208J	75208DC	
SN75107BJ	75107BDC		SN75208N	75208PC	
SN75107BN	75107BPC		SN75224J	75S24DC	
SN75108AJ	75108ADC		SN75224N	75S24PC	
SN75108AN	75108APC		SN75225J	75225DC	
SN75108BJ	75108BDC		SN75225N	75225PC	
SN75108BN	75108BPC		SN75232J	75232DC	
SN75109J	75109DC		SN75232N	75232PC	
SN75109N	75109PC		SN75234J	75S234DC	
SN7511L		μ A733HC	SN75234N	75S234PC	
SN7511N		μ A733PC	SN75235J	75235DC	
SN75110AJ	75110ADC		SN75235N	75235PC	
SN75110AJ	75110APC		SN75238J	75238DC	
SN75110J	75110ADC		SN75238N	75238PC	
SN75110N	75110APC		SN7524J	75S24DC	
SN75112J	75112DC		SN7524N	75S24PC	
SN75112N	75112PC		SN7528J	7528DC	
SN75114J	9614DC		SN7528N	7528PC	
SN75114N	9614PC		SN75325J	75325DC	
SN75115J	9615DC		SN75325N	75325PC	
SN75115N	9615PC		SN75326J	75326DC*	
SN7512L		μ A733HC	SN75326N	75326PC*	
SN7512N		μ A733PC	SN75327J	75327DC	
SN75121J	75121DC		SN75327N	75327PC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
SN7534J	75S234DC		SN76242N	μ A780PC	
SN7534N	75S234PC		SN76243N	μ A781PC	
SN75450BJ	75450BDC		SN76246N	μ A746PC	
SN75450BN	75450BPC		SN76298N		μ A787PC
SN75450N	75450BPC		SN76545		TBA920
SN75451BL	75451BHC		SN76565N	μ A3064PC	
SN75451BP	75451BTC		SN76591P	μ A1391TC	
SN75451P	75451BTC		SN76594P	μ A1394TC	
SN75452BL	75452BHC		SN76600P		μ A757PC
SN75452BP	75452BTC		SN76635N	μ A720PC	
SN75452P	75452BTC		SN76642N		μ A2136PC
SN75453BL	75453BHC		SN76650N		μ A757PC
SN75453BP	75453BTC		SN76666N	μ A3065PC	
SN75453P	75453BTC		SN76669N	μ A2136PC	
SN75454BL	75454BHC		SN76675N	μ A3075PC	
SN75454P	75454BTC		SN76678P	μ A753TC	
SN75460J	75460DC		SN76689N	μ A3089PC	
SN75460N	75460PC		SSS725AJ		μ A725AHM
SN75461L	75461HM		SSS725BJ		μ A725EHM
SN75461L	75462HM		SSS725EJ		μ A725EHC
SN75461P	75461TC		SSS741CJ		μ A741EHC
SN75463P	75463TC		SSS741J		μ A741AHM
SN75464L	75464HM		SSS747CK		μ A747EHC
SN75464P	75464TC		SSS747CP		μ A747EDC
SN75471L	75471HC		SSS747K		μ A747AHM
SN75471P	75471TC		SSS747P		μ A747ADM
SN75472L	75472HC		SSS1408A-6	μ A0802C	
SN75472P	75472TC		SSS1408A-7	μ A0802B	
SN75473L	75473HC		SSS1408A-8	μ A0802A	
SN75473P	75473TC		SSS1508A-8	μ A0802	
SN75474L	75474HC		S5558T	μ A1558HM	
SN75474P	75474TC		S5596K	μ A796H	
SN75491N	75491PC		S8T13F	μ A8T13DM	
SN75492N	75492PC		S8T14F	μ A8T14DM	
SN76001N	TBA641A12		S8T15F		9616DM
SN76005ND		μ A706BPC	S8T16F		9627DM
SN76024ND		μ A706BPC	TA7157	μ A1310	
SN76104N	μ A732PC		TAA630S	TAA630S	TDA2522
SN76105N		μ A732PC	TBA396		TDA2560
SN76111N	μ A767PC		TBA510	TBA510	
SN76115	μ A1310		TBA520	TBA520	TDA2522
SN76116N	μ A758PC		TBA530	TBA530	TDA2530
SN76131N	μ A739PC		TBA540	TBA540	
SN76149N	μ A749PC		TBA560C	TBA560C	TDA2560
SN76227		TDA2522	TBA570		μ A721PC

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
TBA641A12	TBA641A12		ULN2121A		μ A767PC
TBA641B11	TBA641B11		ULN2122A		μ A732PC
TBA800	TBA800		ULN2124A	μ A780PC	
TBA810AS	TBA810AS		ULN2126A	μ A739PC	
TBA810DS	TBA810DS		ULN2127A	μ A781PC	
TBA810DAS	TBA810DAS		ULN2128A	μ A767PC	
TBA810S	TBA810S		ULN2129A		μ A3075PC
TBA920	TBA920		ULN2136A	μ A2136PC	
TBA920S	TBA920S		ULN2137A	μ A720PC	
TBA970	TBA970		ULN2165A	μ A3065PC	
TBA990	TBA990	TDA2522	ULN2209M	μ A753TC	
TCA600		μ A7392	ULN2210A		μ A758PC
TCA610		μ A7392	ULN2224A		μ A788PC
TCA900		μ A7392	ULN2228A		μ A788PC
TCA910		μ A7392	ULN2244A	μ A758PC	
TCA940		μ A783P4C	ULN2298A		μ A787PC
TDA1170	TDA1170		ULX2262A	μ A787PC	
TDA1270	TDA1270		ULX2264A	μ A3064PC	
TDA1037		TDA2002	ULX2267A	μ A3067PC	
TDA1190	TDA1190		ULX2289A	μ A3089PC	
TDA1190Z	TDA1190Z		YKB2219	μ A1310	
TDA1327		TDA2522	μ A709CA	μ A709PC	
TDA2002	TDA2002		μ A709CT	μ A709HC	
TDA2002A	TDA2002A		μ A709Q	μ A709FM	
TDA2150		TDA2560	μ A709T	μ A709HM	
TDA2160		TDA2522	μ A710CA	μ A710HC	
TDA2521	TDA2521		μ A710CT	μ A710HC	
TDA2522	TDA2522		μ A710Q	μ A710FM	
TDA2530	TDA2530		μ A710T	μ A710HM	
TDA2560	TDA2560		μ A711CA	μ A711PC	
TDA2590	TDA2590		μ A711CK	μ A711HC	
TDA2610		TDA1190	μ A711K	μ A711HM	
TL081		μ AF771C	μ A723CA	μ A723PC	
TL081A		μ AF771	μ A723CL	μ A723HC	
TL810		μ A710HM	μ A723L	μ A723HM	
TL811		μ A711HM	μ A733A	μ A733DM	
U2001A	9665		μ A733CK	μ A733HC	
ULN2002A	9666		μ A733C1	μ A733DC	
ULN2003A	9667		μ A733K	μ A733HM	
ULN2004A	9668		μ A7330A	μ A733PC	
ULN2111A		μ A2136PC	μ A7331	μ A733DM	
ULN2113A		μ A3065PC	μ A740CT	μ A740HC	
ULN2114A	μ A746PC		μ A741CA	μ A741PC	
ULN2114K	μ A746HC		μ A741CT	μ A741HC	
ULN2120A	μ A732PC		μ A741CV	μ A741TC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent	Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
μ A741T	μ A741HM		μ A7812CKC	μ A7812UC	
μ A747CA	μ A747PC		μ A7812MKA	μ A7812KM	
μ A747CK	μ A747HC		μ A7815CKA	μ A7815KC	
μ A747K	μ A747HM		μ A7815CKC	μ A7815UC	
μ A748CA	μ A748DC		μ A7815MKA	μ A7815KM	
μ A748CT	μ A748HC		μ A7818CKC	μ A7818UC	
μ A748CV	μ A748TC		μ A7818MKA	μ A7818KM	
μ A748T	μ A748HC		μ A7824CKC	μ A7824UC	
μ A78L02ACLP	μ A78L26AWC		μ A7824MKA	μ A7824KM	
μ A78L05ACLP	μ A78L05AWC		μ A7885CKA	μ A7885KC	
μ A78L06ACLP	μ A78L62AWC		μ A7885CKC	μ A7885UC	
μ A78L08ACLP	μ A78L08AWC		μ A7885MKA	μ A7885KM	
μ A78L12ACLP	μ A78L12AWC		μ A79M05CKC	μ A79M05AUC	
μ A78L15ACLP	μ A78L15AWC		μ A79M05CLA	μ A79M05AHC	
μ A78M05CKC	μ A78M05UC		μ A79M05MLA	μ A79M05HM	
μ A78M05CLA	μ A78M05CHC		μ A79M06CKC	μ A79M06AUC	
μ A78M05MLA	μ A78M05HM		μ A79M06CLA	μ A79M06AHC	
μ A78M06CKC	μ A78M06UC		μ A79M06MLA	μ A79M06HM	
μ A78M06CLA	μ A78M06CHC		μ A79M08CKC	μ A79M08AUC	
μ A78M06MLA	μ A78M06HM		μ A79M08CLA	μ A79M08AHC	
μ A78M08CKC	μ A78M08UC		μ A79M08MLA	μ A79M08HM	
μ A78M08CLA	μ A78M08CHC		μ A79M12CKC	μ A79M12AUC	
μ A78M08MLA	μ A78M08HM		μ A79M12CLA	μ A79M12AHC	
μ A78M12CKC	μ A78M12UC		μ A79M12MLA	μ A79M12HM	
μ A78M12CLA	μ A78M12CHC		μ A79M15CLA	μ A79M15AHC	
μ A78M12MLA	μ A78M12HM		μ A79M15MLA	μ A79M15HM	
μ A78M15CKC	μ A78M15UC		μ A79M20CKC	μ A79M20AUC	
μ A78M15CLA	μ A78M15CHC		μ A79M20CLA	μ A79M20AHC	
μ A78M15MLA	μ A78M15HM		μ A79M20MLA	μ A79M20HM	
μ A78M20CKC	μ A78M20UC		μ A79M24CKC	μ A79M24AUC	
μ A78M20CLA	μ A78M20CHC		μ A79M24CLA	μ A79M24AHC	
μ A78M20MLA	μ A78M20HM		μ A79M24MLA	μ A79M24HM	
μ A78M24CKC	μ A78M24CUC		μ A7905CKA	μ A7905KC	
μ A78M24CLA	μ A78M24CHC		μ A7905CKC	μ A7905UC	
μ A78M24MLA	μ A78M24HM		μ A7905MKA	μ A7905KM	
μ A7805CKA	μ A7805KC		μ A7906CKA	μ A7906KC	
μ A7805CKC	μ A7805UC		μ A7906CKC	μ A7906UC	
μ A7805MKA	μ A7805KM		μ A7906MKA	μ A7906KM	
μ A7806CKA	μ A7806KC		μ A7908CKA	μ A7908KC	
μ A7806CKC	μ A7806UC		μ A7908CKC	μ A7908UC	
μ A7806MKA	μ A7806KM		μ A7908MKA	μ A7908KM	
μ A7808CKA	μ A7808KC		μ A7912CKA	μ A7912KC	
μ A7808CKC	μ A7808UC		μ A7912CKC	μ A7912UC	
μ A7808MKA	μ A7808KM		μ A7912MKA	μ A7912KM	
μ A7812CKA	μ A7812KC		μ A7915CKA	μ A7915KC	

LINEAR INDUSTRY CROSS REFERENCE GUIDE

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
μ A7915CKC	μ A7915UC	
μ A7915MKA	μ A7915KM	
μ A7918CKA	μ A7918KC	
μ A7918CKC	μ A7918UC	

Part Number	Fairchild Direct Replacement	Fairchild Functional Equivalent
μ A7918MKA	μ A7918KM	
μ A7924CKA	μ A7924KC	
μ A7924CKC	μ A7924UC	
μ A7924MKA	μ A7924KM	

QUALITY, RELIABILITY AND HI REL PROCESSING


Introduction

There are three basic ingredients in the manufacture of reliable Linear Circuits. First, the device must be designed with the user's applications and reliability requirements in mind. Secondly, the device must be manufactured with the optimum technology for the application. Thirdly, controls must be established to assure maintenance of the quality/reliability levels established in the design of the device. Consideration is given to the reliability influence of each part of the manufacturing and testing cycle with constant feedback from internal reliability monitoring; customer feedback on the results is a vital factor. The Fairchild reliability concept can be presented as constant feedback system which begins and ends with the customer (Figure 2-1).

Areas of Consideration

Device Applications and Reliability

The reliability cycle begins with the customer. His device application, environment for its usage and end-product reliability requirements are major factors in establishing the quality/reliability levels. The customer is the final judge.



Device Design

Inherent component reliability is a function of the product/process design. New Fairchild designs as well as modifications or extensions of existing designs with known performance and reliability characteristics are rigorously evaluated. Three different factors in the manufacture of an IC significantly affect its reliability.

The Silicon Chip — Fairchild's design-technology capability utilizes epitaxial layer to achieve the desired electrical parameter characteristics. The surface influences long-term gain and voltage/leakage stability. The metallization determines mechanical integrity and current distribution.

Chip Assembly — The process and materials used to assemble the chip and package must preserve the inherent reliability of the chip and be inherently reliable to withstand thermal, mechanical and electrical stresses.

The Package — The package must effectively transfer heat from the chip to the outside world and protect the chip during handling and use.

Incoming Quality Control (IQC)

All purchased materials for Fairchild Linear circuits are controlled through central specification control, **product engineering, and reliability and quality assurance (R&QA)** located in Mountain View. **Materials are purchased and inspected per control documents using three IQC methods.**

Direct visual and mechanical inspection

Functional testing


Composition analysis utilizing chemical and x-ray techniques from both internal and external sources.

In addition to centralized IQC, each manufacturing facility has a local, fully equipped IQC department. These facilities concentrate on cleanliness, plating quality and functionality. A computer file is made on each vendor's performance and quarterly reports are generated and analyzed.


Wafer Manufacture

Wafers used to fabricate Fairchild Linear Circuits are made at Fairchild. This includes crystal pulling, slicing, polishing and epitaxial layer growth. Fairchild designs rely on accurate control of thickness and resistivity. All critical operations have laminar-flow clean-air hoods directly over the work areas. Wafer fabrication is essentially a series of masking and furnace cycles in which geometries are defined and impurities (dopants) introduced to form emitter, base and resistor regions. Daily controls are maintained on furnace temperatures to within $\pm 1^\circ\text{C}$. Resistivities (ρ_s) of diffused layers are recorded on every run. Each masking step defines a new portion of the device geometry. A post develop inspection is performed to assure that each wafer has been properly exposed and chemically developed before final etching. When the masking and etching procedures are completed, a final inspection assures that the geometry is properly aligned, etched and cleaned. Following each production masking step, a sample inspection is performed by quality control inspectors to verify correct process implementation.


After masking and diffusion, the metallization process completes wafer manufacture. Fairchild uses electron-beam evaporation techniques to deposit gold and aluminum. Deposits are controlled through utilization of automated process sequencing, which includes an automatic thickness controller. Every run is gated through a first optical (1st opt.) inspection before it leaves the wafer fabrication area. Cleanliness, mask alignment, metal adherence (front and back) and general workmanship are inspected.



Wafer Probing



IQC Area



Crystal Puller

Wafer Testing

Before the wafers are scribed and broken into dice for assembly onto headers or shipment to a customer as probed dice, they are electrically sorted. Each wafer is automatically probed with multiple tests to duplicate or correlate the dice to the final product test requirements. Rejected dice are ink marked and later scrapped. A final quality control gate is performed before the probed wafers can be forwarded to assembly.

Device Assembly

After the wafers are scribed and broken, a second optical (2nd opt.) QC inspection is performed. The dice are inspected for wafer fabrication (handling) damage, as well as for defects which may cause assembly problems or result in latent reliability problems.

Monitors are performed on both assembly equipment and operators. Machines are shut down if defect control limits are exceeded and suspect material is rejected and 100% screened. Key items inspected are die orientation, voids under die, proper bond formation, wirepull strength and cleanliness.

A third optical (3rd opt.) gate is performed prior to final device sealing. If rejected, the lot is 100% screened by production and resubmitted to QC. Accepted lots are sent to the final seal operation, where the packages are monitored for weld strength and hermeticity (except plastic packages).

Device Testing

Before shipment, all devices are 100% production tested to the following minimum inspection levels.

Functional dc	0.25% AQL	
25° C dc	0.65% AQL	
25° C ac	1.5% AQL	
Temperature dc	1.5% AQL	
Mechanical/Visual	0.65% AQL	
Marking Performance	15/0 LTPD	
Fine Leak	1.0% AQL	} Hermetic Devices Only.
Gross Leak	0.4% AQL	


Customers with special testing requirements are accommodated through an internal specification system. All internal test specifications formatted from customer documents are signed off by QA before they can be issued to the test area.

Device Application

The total reliability effort is completed full-cycle with the customer. Operation in the customer application is the final consideration in device reliability. How each device is handled during system assembly by the customer, heat-sunk (mounted) and cooled during operation, and the amount of overload stresses (due to the system malfunction or misuse) greatly impacts the device reliability. Thus, the customer's specification requirements, the manufacturer's device design, manufacture, test, the actual circuit into which the device is inserted and the equipment containing that circuit in the field all affect the device and reliability.

Failure Analysis

Failure analysis results performed by customers and by Fairchild on returned devices provide one of the most important inputs for consideration in Fairchild's total linear reliability concept. Failures generated by line monitors, life tests and field applications are analyzed to provide corrective action in terms of product design, assembly and testing methods. A scanning electron microscope (SEM) and an Auger electron microscope for chemical analysis are available for inspection of materials.





Die Probing



Device Testing



IQC Sign-off



Failure Analysis

Reliability Monitor and Control

Line Monitors

Line monitors are used to monitor the production line on a weekly basis. These monitors are designed to provide a constant feedback on product reliability. The following assembly/test monitors are conducted on a routine basis.

Assembly	Test
Package integrity	High-temperature reverse bias
Lead integrity	Intermittent operating life (power cycling)
Die integrity	High-temperature storage
Die-attach integrity	Temperature cycling
Bond integrity	Thermal shock

*Applied to plastic devices only.

Autoclave*
85% R.H./85°C biased*

Extended Reliability Tests

In conjunction with the weekly line-monitor program, Fairchild employs an extended reliability test program which is designed to reflect the long-term stability of Fairchild's Linear products. A summary of these reliability tests is shown in *Table 2-1*.

Quality and Reliability Data

Supplemental brochures are published on an annual basis which provide detailed failure rate data. Please contact Fairchild Sales Offices for additional reliability and quality information.

EXTENDED RELIABILITY TESTS	METAL CAN	PLASTIC
High Temperature Operating Life T _A = 150°C Readouts at 0, 168, 500, 1000 Hours	X	X
Temperature Cycling -65°C to +150°C (MIL-STD-883, Method 1010.1, Cond. C) Readouts at 0, 10, 100 Cycles Hermeticity (1 x 10 ⁻⁷ - TO-5, 1 x 10 ⁻⁶ - TO-3)	X	
Constant Acceleration F = 20K g 1 Min. Ea. 6 Axis (MIL-STD-883, Method 2001)	X	
Impact Shock 1500 g x 5 Blows (MIL-STD-883, Method 2002)	X	
Vibration, Variable Frequency 10 g (MIL-STD-883, Method 2007)	X	
Biased Humidity T _A = 85°C, RH = 85% Readouts at 0, 168, 500, 1000 Hours		X
Thermal Shock -55°C to +125°C Readouts at 0, 10, 100 Cycles MIL-STD-883, Method 1011, Condition C	X	X
Autoclave T _A = 125°C ± 2°C 15 Psi, 24 Hours		X

Table 2-1 Reliability Test Summary

HI REL PROCESSING — MIL-M-38510/MIL STD-883

A unique "company", within Fairchild Linear, is totally dedicated to the processing of high reliability products and to serving the special needs of the HI REL community. It consists of marketing, engineering, production control, manufacturing and quality assurance. Fairchild's HI REL processing facilities are among the most modern and sophisticated in the semiconductor industry. Screening procedures are set up to conform to the most recent version of MIL-STD-883, in conjunction with MIL-M-38510, which establishes standardized requirements for design, material, performance, control and documentation needed to achieve prescribed levels of device quality and reliability.

HI REL Unique II Program

Fairchild's Unique II program fills a longstanding need for a definite and comprehensive program covering HI REL semiconductor products...a program offering users a selection among multi-level screening flows and reliability requirements...a program providing clear and precise definitions on all areas of contractual performance...a program designed to reduce the high costs and delivery delays normally associated with HI REL. The objectives and benefits of the Unique II program for integrated circuits are these:

- Offers a full spectrum of processing options, including full compliance JAN and 883 Classes S, B, and C.
- Offers full compliance with JAN MIL-M-38510 and emphasizes the importance of this program.
- Accommodates the special needs of users' source control and specification control drawings.
- Offers models to aid users in development of source control drawings.
- Takes the mystery out of in-house processing to MIL-STD-883 and to MIL-M-38510 detail specifications. The Unique II program is definitive as to the similarities and differences in these requirements.
- Provides users with alternatives that may be used when JAN slash sheets or QPLs are unavailable, or for programs that demand the highest level of quality and reliability.

Fairchild offers a complete processing capability to fulfill requirements ranging from the least demanding to the most complex, including the following:

- Scanning Electron Microscope (SEM) Inspection
- Level A Visual
- Bond Pull and Die Shear Testing
- Read and Record and Δ Drift Parameters
- Particle Impact Noise Detection (Pin-D) Testing
- Group A, B, C and D Qualification Testing.

Standard Unique II processing flows are given on the following pages; special flows will be quoted on an individual basis.

MATRIX VI — COMMERCIAL AND INDUSTRIAL RELIABILITY PROGRAM

Commercial and industrial users increasingly demand optimized quality and reliability for the semiconductor integrated circuits purchased for their systems. Specific factors — increased integrated circuit usage per board, high costs for receiving inspection, pc board and systems repair, and the frequently immeasurable cost associated with field failures — require the user to attain high quality and reliability coupled with total cost. Matrix VI is designed to meet these user requirements.

Fairchild's Matrix VI Program offers a broad spectrum of screens and high technology/high volume integrated circuit products to meet the user's quality and reliability requirements typically associated with the commercial and industrial marketplace. There are two screening options for each package type, each with a separate degree of reliability and cost level. To simplify a cost-effective analysis, reliability factors have been assigned to each screening level. (See following pages.)

It is the goal of Matrix VI to achieve the highest possible reliability consistent with the user's needs and to avoid "over-buying". Cost-effective reliability is the essence of Matrix VI, the most comprehensive program of its kind now offered to the industrial/commercial marketplace.

JAN PART NUMBERING SYSTEM

J M 38510/ 101 01 B G C

JAN DESIGNATOR

Cannot be marked with "J" unless qualified on Part I or Part II of QLP-38510

General Procurement Spec.

Defines Device Type

LEAD FINISH

- A Hot Solder DIP
- B Tin Plate
- C Gold Plate
- X Any of the above

PACKAGE TYPE

- A 14-pin $\frac{1}{4}$ x $\frac{1}{4}$ Flatpak
- B 14-pin $\frac{1}{4}$ x $\frac{1}{8}$ Flatpak
- C 14-pin $\frac{1}{4}$ x $\frac{3}{4}$ DIP
- D 14-pin $\frac{1}{4}$ x $\frac{3}{8}$ Flatpak
- E 16-pin $\frac{1}{4}$ x $\frac{3}{4}$ DIP
- F 16-pin $\frac{1}{4}$ x $\frac{3}{8}$ Flatpak
- G 8-pin Can
- H 10-pin $\frac{1}{4}$ x $\frac{1}{4}$ Flatpak
- I 10-pin Can
- J 24-pin $\frac{1}{2}$ x $\frac{1}{4}$ DIP
- K 24-pin $\frac{3}{8}$ x $\frac{1}{2}$ Flatpak
- L 24-pin $\frac{3}{8}$ x $\frac{1}{2}$ Flatpak
- X 3-pin TO-5 Can
- Y 2-pin TO-3 Can
- Z 24-pin $\frac{1}{4}$ x $\frac{3}{8}$ Flatpak

REFERS TO DETAIL SPEC

- 101 Op Amps
- 102 Voltage Regulators
- 103 Comparators
- 104 Interface
- 105 733
- 106 Voltage Followers
- 107 3-Terminal Voltage Regulators
- 108 Transistor Arrays
- 109 Timers
- 110 Quad Op Amps

PROCESSING LEVEL

- S
- B
- C

LINEAR JAN GENERIC PART NUMBERS – EXAMPLES

JM38510/	01	02	03	04	05	06	07	08	09	10
101	741	747	101A	108A	2101	2108	118			
102	723									
103	710	711	106	111	2111					
104	55107	55108	9614	9615	55113	7831	7832	7820	7830	
105	733									
106	102	110	2110							
107	109	78M05	78M12	78M15	78M24	7805	7812	7815	7824	
108	3018	3045								
109	555	556								
110	148	149	4741	4136	124					

Note: Dated material. Please contact Fairchild for latest revisions.

HI REL PROCESS SCREENING REQUIREMENTS

JAN M38510


MIL-STD-883B TEST METHODS	DESCRIPTION	CLASS B	CLASS C
Preseal Visual MTD. 2010	Cond. A Maximum Visual Criteria Cond. B. Optimum Visual Criteria	PRESEAL VISUAL COND. B	PRESEAL VISUAL COND. B
Bond Strength MTD 2011	Bond strength is monitored on a sample basis three times per shift per machine	BOND STRENGTH COND. D	BOND STRENGTH COND. D
Seal	Devices are hermetically sealed for compliance to MIL-STD-883 requirements	SEAL	SEAL
High Temp Storage MTD 1008	Cond. C Tstg = 150°C	BAKE COND. C MIN 24 HRS.	BAKE COND. C MIN 24 HRS.
Temperature Cycle MTD 1010	Cond. C -65°/150°C 10 cycles	TEMP CYCLE COND. C	TEMP CYCLE COND. C
Constant Acceleration MTD 2001 (Note1)	Cond. E 30000 G's X ₁ , X ₂ , Y ₁ , Y ₂	CENTRIFUGE COND. E Y ₁ ONLY	CENTRIFUGE COND. E Y ₁ ONLY
Hermetic Seal MTD 1014 (Note 1)	Cond. A Fine-Helium 5x10 ⁻⁸ cc/sec Cond. B Fine-Radiflo 5x10 ⁻⁸ cc/sec Cond. C Gross-FC43/Hot 10 ⁻³ cc/sec or Gross-FC78/Vacuum 10 ⁻⁵ cc/sec	HERMETICITY COND. A/B COND. C	HERMETICITY COND. A/B COND. C
Pre Burn-in Electrical MTD 5004	25°C dc electrical testing to remove rejects prior to submission to burn-in screen	PRE B/I ELECT 25°C dc	
Burn-in Screen MTD 1015	Cond. A, Cond. B, Cond. C Cond. D, Cond. E, Cond. F	BURN IN* 160 HRS 125°C	
Post Burn-in Electrical MTD 5004	Post Burn-in electrical screening to cull out devices which failed as a result of burn-in. Test Parameters may include: 25°C dc, 125°C dc, -55°C dc, 25°C dc, 25°C ac and 25°C Functional tests.	PST B/I ELECT 25°C dc +125°C dc -55°C dc 25°C ac 10% PDA	ELECTRICAL 25°C dc 25°C FUNCTIONAL
Quality Conformance Inspection MTD 5005	Group A: Electrical Characteristics Group B: Package oriented Tests Group C: Life Tests Group D: Environmental Tests	QUALITY CONFORMANCE Gp A, B, C and D	QUALITY CONFORMANCE Gp A, B, C and D
External Visual MTD 2009	3X, 10X magnification: Verify dimensions, configuration, lead structure, marking and workmanship	EXTERNAL VISUAL 100%	EXTERNAL VISUAL 100%
	RELIABILITY Figure of Merit	15	2
	ORDERING Part Number	JM38510/ 10101BCB	JM38510/ 10101CCB
	Part Marking	JM38510/ 10101BCB	JM38510/ 10101CCB




NOTE: RELIABILITY Figure of Merit is the Reliability Improvement Factor from RADC Reliability Notebook, Vol. II, RADC-TR-67-108, Table XII-6, page 419.

1. Not Applicable for T0-3 Cans


*Time Temperature Curve (method 1015) may be used.

UNIQUE II





MATRIX VI PROCESS FLOW OPTIONS & COST EFFECTIVENESS



DICE POLICY

GENERAL INFORMATION

Fairchild linear integrated circuits, constructed using the Fairchild Planar* epitaxial process, are available in dice form incorporating these features:

- Commercial or Military Selection (Military Limits Probed at 25°C)
- MIL-STD-883, Method 2010.2, Condition B Visual
- Gold Backing
- Glass Passivation
- Protective Packaging

ELECTRICAL CHARACTERISTICS

Each die is electrically tested at 25°C to guaranteed commercial dc parameters.

Military grade dice are guardband tested at 25°C dc to guarantee military temperature range operation.

QUALITY ASSURANCE

All Fairchild linear dice are 100% visually inspected and conform to MIL-STD-883, Method 2010.2, Condition B. In addition, quality control visually inspects the dice to a given sampling plan.

Each die is gold backed to aid die attach. Most dice are available with glass passivation coating with only the bonding pads exposed.

SHIPPING PACKAGES

Linear dice are packaged in containers with an anti-static sheet inserted between the lid and the dice. This sheet guards against electrostatic damage during shipment and storage.

The clear plastic carrier allows visual inspection of all the packaged dice. Each carrier is heat sealed within a transparent bag. A small piece of dehydrator paper with humidity indicating color is inserted in each bag prior to sealing.

ORDER INFORMATION

The minimum order quantity is 100 pieces and 100 piece increments of value greater than \$1000.00 per line item.

Each linear integrated circuit die has a unique order code which describes the device type, the dice designation and type of electrical tests performed. The dice designation is denoted by an "X" and is substituted for the package code. Examples follow:

Generic Type	Order Code
μ A741C**	μ A741XC
μ A3045	μ A3045XC
μ A75450	μ A75450XC
μ A101A	μ A101AXC
μ A796C	μ A796XC

**Some device types imply a military or commercial range by the generic type. Where this does not occur the suffix should be:

XM Military Grade Die
or XC Commercial Grade Die


SPECIAL CHIP PROCESSING

If there is a need for additional testing or processing, Fairchild will negotiate with the customer to meet his requirements.

PRODUCT AVAILABLE IN DICE FORM

Please refer to FSC OEM Price List for product available in die form.

*Planar is a patented Fairchild process.



NUMERICAL INDEX, SELECTION GUIDE AND INDUSTRY CROSS REFERENCE	1
QUALITY AND HI REL PROCESSING	2
DICE	3
PRODUCT INFORMATION— DATA SHEETS	4
ORDER AND PACKAGE INFORMATION	5
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	6

μA703

RF-IF AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The μA703 is a monolithic RF-IF Amplifier constructed using the Fairchild Planar* epitaxial process and is intended for use as a limiting or non-limiting amplifier, harmonic mixer, or oscillator to 150 MHz. The low internal feedback of the device insures a higher stability-limited gain than that available from conventional circuitry. Including the biasing network in the same package reduces the number of external components required, thereby increasing the reliability and versatility of the device.


- 29 mmho **MINIMUM FORWARD TRANSADMITTANCE**
- 1.0 mmho/0.05 mmho **MAXIMUM INPUT/OUTPUT CONDUCTANCE**
- 18 pF/4.0 pF **MAXIMUM INPUT/OUTPUT CAPACITANCE**

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	20 V
Output Collector Voltage	24 V
Voltage Between Input Terminals	±5.0 V
Internal Power Dissipation	200 mW
Operating Temperature Range (μA703)	–55°C to +125°C
Operating Temperature Range (μA703C)	0°C to +70°C
Storage Temperature Range	–65°C to +150°C
Pin Temperature (Soldering, 10 s)	300°C

CONNECTION DIAGRAM
8-PIN METAL CAN
(TOP VIEW)


PACKAGE OUTLINE 5C
PACKAGE CODE H



ORDER INFORMATION

TYPE	PART NO.
μA703	μA703HM
μA703C	μA703HC

EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • μ A703

μ A703

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{ V}$ unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Consumption	$e_{IN} = 0$		110	170	mW
Quiescent Output Current	$e_{IN} = 0$	2.1	2.5	3.1	mA
Peak-to-Peak Output Current	$e_{IN} = 400\text{ mV rms}$, $f = 1\text{ kHz}$	4.0			mA
Output Saturation Voltage				1.7	V
Forward Transadmittance	$e_{IN} = 10\text{ mV rms}$, $f \leq 1\text{ kHz}$	29	35		mmbo
Input Conductance	$e_{IN} < 10\text{ mV rms}$, $f \leq 5\text{ MHz}$		0.30	0.43	mmbo
Input Capacitance	$e_{IN} < 10\text{ mV rms}$, $f \leq 5\text{ MHz}$		7.0	16.0	pF
Output Capacitance	$f \leq 5\text{ MHz}$		2.0	3.0	pF
Output Conductance	$e_O \leq 100\text{ mV rms}$, $f \leq 5\text{ MHz}$		0.02	0.04	mmbo
The following specifications apply for $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$					
Quiescent Output Current	$e_{IN} = 0$	1.7		3.1	mA
Peak-to-Peak Output Current	$e_{IN} = 400\text{ mV rms}$, $f = 1\text{ kHz}$	3.2			mA
Output Saturation Voltage				1.8	V
Forward Transadmittance	$e_{IN} = 10\text{ mV rms}$, $f \leq 1\text{ kHz}$	21			mmbo
Input Conductance	$e_{IN} < 10\text{ mV rms}$, $f \leq 5\text{ MHz}$			1.2	mmbo
Output Conductance	$e_O \leq 100\text{ mV rms}$, $f \leq 5\text{ MHz}$			0.05	mmbo


μ A703C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{ V}$ unless otherwise specified)


CHARACTERISTICS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current	$e_{IN} = 0$		9.0	14	mA
Power Consumption	$e_{IN} = 0$		110	170	mW
Quiescent Output Current	$e_{IN} = 0$	1.5	2.5	3.3	mA
Peak-to-Peak Output Current	$e_{IN} = 400\text{ mV}_{rms}$, $f = 1\text{ kHz}$	3.0			mA
Output Saturation Voltage	$I_7 = 2.5\text{ mA}$			1.7	V
Forward Transadmittance	$e_{IN} = 10\text{ mV}_{rms}$, $f = 1\text{ kHz}$	29	33		mmho
Input Conductance	$e_{IN} < 10\text{ mV}_{rms}$, $f = 10.7\text{ MHz}$		0.35	1.0	mmho
Input Capacitance	$e_{IN} < 10\text{ mV}_{rms}$, $f = 10.7\text{ MHz}$		9.0	18	pF
Output Conductance	$e_{OUT} = 100\text{ mV}_{rms}$, $f = 10.7\text{ MHz}$		0.03	0.05	mmho
Output Capacitance	$e_{OUT} = 100\text{ mV}_{rms}$, $f = 10.7\text{ MHz}$		2.0	4.0	pF
Noise Figure	$f = 10.7\text{ MHz}$, $R_S = 500\ \Omega$		6.0		dB
	$f = 100\text{ MHz}$, $R_S = 500\ \Omega$		8.0		dB

TYPICAL PERFORMANCE CURVES FOR $\mu A703$


INPUT RESISTANCE AND CAPACITANCE AS A FUNCTION OF INPUT VOLTAGE




INPUT ADMITTANCE AS A FUNCTION OF FREQUENCY




OUTPUT ADMITTANCE AS A FUNCTION OF FREQUENCY




FORWARD TRANSMITTANCE AS A FUNCTION OF FREQUENCY



MAXIMUM REVERSE TRANSMITTANCE AS A FUNCTION OF FREQUENCY



OUTPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE



μA706

5 WATT AUDIO AMPLIFIER



FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA706 monolithic 5.0 W Audio Amplifier is constructed using the Fairchild Planar* epitaxial process. It is ideally suited as an audio amplifier in automobile radios. Provided with adequate heat sinking, the circuit is optimized to provide 5.5 W (continuous output) into a 4.0 Ω speaker using a single 14 V supply. The circuit operates over the full automobile battery range of 6.0 V to 16 V. The μA706 incorporates such special features as self-centering bias, direct coupling to the input, low quiescent current, high input impedance and low distortion. Operation as a 5.0 W audio amplifier is achieved with minimal external components.

Other applications for the μA706 are home audio equipment, TV receivers and many industrial applications.

- OUTPUT POWER 5.5 W (14 V — 4 Ω)
- LOW DISTORTION
- LOW QUIESCENT CURRENT
- SELF CENTERING BIAS
- HIGH INPUT IMPEDANCE
- HIGH PEAK OUTPUT CURRENT
- HIGH IMMUNITY TO DAMAGE FROM SHORT-CIRCUITED LOAD†
- PIN-FOR-PIN REPLACEMENT FOR TBA641B

†The device will withstand repetitive short circuits across the speaker load if the absolute maximum junction temperature is not exceeded.



*Planar is a patented Fairchild process.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (No Signal)	25 V
Supply Voltage	16 V
Input Voltage	-0.5 V to V ⁺
Peak Output Current	2.5 A
Operating Temperature Range	-30°C to +85°C
Storage Temperature	-55°C to +125°C
Maximum Junction Temperature	150°C
Power Dissipation (T _C ≤ 85°C)	5 W
Power Dissipation (T _A ≤ 25°C)	
Package Type AP	1.7 W
Package Type BP	2.3 W
Power Dissipation (T _A ≤ 85°C)	
Package Type AP	0.9 W
Package Type BP	1.2 W

PACKAGE THERMAL RESISTANCE

Thermal Resistance, Junction to Ambient	
Package Type AP	73°C/W
Package Type BP	55°C/W
Thermal Resistance, Junction to Case	
Package Type AP	11°C/W
Package Type BP	12°C/W

μ A706C


ELECTRICAL CHARACTERISTICS: V₊ = 14V, R_L = 4 Ω , T_A = 25°C, θ_{C-A} = 13°C/W, Test Circuit 1, unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Total Supply Current	P _{OUT} = 0	10	18	30	mA
Quiescent Current in Output Transistors	P _{OUT} = 0	7	15	27	mA
Input Bias Current			200	950	nA
DC Output Level	R _S = 22 k Ω	6.55	7.0	7.45	V
Voltage Gain, A _V	R _B = 0 Ω	43	46	49	dB
Output Power, P _{OUT}	THD = 10%, f = 1 kHz, A _V = 46 dB	4.5	5.5		W
Total Harmonic Distortion	f = 1 kHz, A _V = 46 dB				
	P _{OUT} = 50 mW		0.3		%
	P _{OUT} = 2.0 W		0.5		%
	P _{OUT} = 4.5 W		3.0		%
Equivalent Input Noise Voltage	R _S = 22 k Ω , B.W. = 10 kHz		3.5		μ V
Total Supply Current	P _{OUT} = 4.5 W		510		mA
Input Impedance	A _V = 46 dB, f = 1 kHz		3.0		M Ω


TYPICAL PERFORMANCE CURVES FOR μ A706C

(T_A = 25°C, θ_{C-A} = 13°C/W, Test Circuit 1, A_V = 46 dB)


MAXIMUM ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE (FOR PACKAGE TYPE AP)



MAXIMUM ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE (FOR PACKAGE TYPE BP)




OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL PERFORMANCE CURVES FOR $\mu A706C$ (Cont'd)


TOTAL HARMONIC DISTORTION AS A FUNCTION OF OUTPUT POWER




TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




RELATIVE VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




OUTPUT POWER AS A FUNCTION OF INPUT VOLTAGE




SUPPLY CURRENT AS A FUNCTION OF OUTPUT POWER




MAXIMUM POWER DISSIPATION BY THE INTEGRATED CIRCUIT AS A FUNCTION OF SUPPLY VOLTAGE




POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF OUTPUT POWER




POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE




TOTAL SUPPLY CURRENT AND QUIESCENT CURRENT OF OUTPUT TRANSISTOR AS A FUNCTION OF SUPPLY VOLTAGE




DC OUTPUT LEVEL AS A FUNCTION OF AMBIENT TEMPERATURE




TOTAL SUPPLY CURRENT AND QUIESCENT CURRENT OF OUTPUT TRANSISTOR AS A FUNCTION OF AMBIENT TEMPERATURE



DC OUTPUT LEVEL AS A FUNCTION OF SUPPLY VOLTAGE




TEST CIRCUIT 1 ($A_V = 46$ dB, $R_B = 0 \Omega$, $C_C = 1.5$ nF, $C_F = 150$ pF)




TYPICAL AUDIO APPLICATIONS

5 WATT AUDIO AMPLIFIER WITH MINIMUM COMPONENT COUNT



A_V	34 dB		46 dB	
	BW	10 kHz	20 kHz	10 kHz
R_B	100 Ω	100 Ω	0 Ω	0 Ω
C_C	10 nF	6.8 nF	2.7 nF	1.5 nF
C_F	1 nF	470 pF	330 pF	150 pF

5 WATT AUDIO AMPLIFIER WITH LOAD CONNECTED TO GROUND




A_V	34 dB	46 dB
C_S	27 nF	5.6 nF


Note: C_S selected for 3 dB at 4 kHz.

FAIRCHILD • μ A706

A PC BOARD LAYOUT FOR THE 5 WATT AUDIO AMPLIFIER



PHOTOGRAPH OF THE μ A706 IN A TYPICAL APPLICATION



μA720

AM RADIO SYSTEM


FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA720 is a monolithic AM Radio Receiver System made with the patented Fairchild Planar* epitaxial process. The device contains two amplifiers, a mixer-oscillator, an AGC detector and a voltage regulator. It is intended for superheterodyne AM receiver applications. Since all parts of the circuit are accessible separately, the μA720 can be used in a variety of other applications. The voltage regulator is protected against short term overvoltage transients.


- AM-RF OSCILLATOR-CONVERTER, IF AMPLIFIER ON ONE CHIP
- REGULATED SUPPLY
- OVERVOLTAGE PROTECTION
- AMPLIFIERS SEPARATELY ACCESSIBLE
- AGC FOR RF STAGE

ABSOLUTE MAXIMUM RATINGS

Operating Voltage	16V
Current into Supply Terminal (Pin 3)	40mA
Power Dissipation (Note 1)	670mW
Current into RF Output Terminal (Pin 13)	20mA
Current into RF Input Terminal (Pin 12)	10mA
Current into IF Input Terminal (Pin 7)	10mA
Current into or out of Detector Input Terminal (Pin 5)	±10mA
Current into AGC Filter Terminal (Pin 10)	10mA
Negative Voltage on RF Input, IF Input, and Detector Input Terminals	-5V
Negative Voltage on Converter Input Terminal	0V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature	
Molded DIP (Soldering, 10 s)	260°C



4



See notes on following page.

*Planar is a patented Fairchild process.

FAIRCHILD • μ A720

μ A720C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{ V}$, Test Circuit 1, unless otherwise indicated

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS (Oscillator OFF, S_1 in Pos 2, S_3 in Pos 2, unless otherwise indicated)					
Voltage on Supply Terminal (V_3)	$I_2 + I_3 = 15\text{ mA}$	6.6	7.0	7.5	V
Voltage on Supply Terminal (V_3)	$I_2 + I_3 + I_{13} + I_{14} = 22\text{ mA}$, S_3 in Pos 1	6.6	7.0	7.5	V
Current into Oscillator and Supply Terminal ($I_2 + I_3$)	$V_3 = 5\text{ V}$, S_1 in Pos 1	4.0	6.0	8.0	mA
Current into Oscillator, Supply, RF Out, and Conv. Out Terminals ($I_2 + I_3 + I_{13} + I_{14}$)	$V_3 = 5\text{ V}$, S_1 in Pos 1, S_3 in Pos 1	6.0	9.0	12	mA
Oscillator Current (I_2)	$I_2 + I_3 = 15\text{ mA}$		1.2		mA
RF Output Current (I_{13})	$I_2 + I_3 = 15\text{ mA}$		4.0		mA
IF Output Current (I_6)	$I_2 + I_3 = 15\text{ mA}$		4.0		mA
Voltage on Converter Input (V_1)	$I_2 + I_3 = 15\text{ mA}$		5.8		V
Voltage on IF Input (V_7)	$I_2 + I_3 = 15\text{ mA}$		0.75		V
Voltage on RF Input (V_{12})	$I_2 + I_3 = 15\text{ mA}$		0.67		V
Internal Power Dissipation	$I_2 + I_3 + I_{13} + I_{14} = 22\text{ mA}$, S_3 in Pos 1		200		mW


AC CHARACTERISTICS (Signals are measured at the device pins)

RF Transconductance ($gm_{RF} = i_{13}/e_{12}$)	$f_{12} = 1\text{ MHz}$, $e_{12} = 100\ \mu\text{VRMS}$, $e_5 = 0$ Oscillator OFF	80	120	180	mmhos
RF Input Resistance (R_{IN12})	$f_{12} = 1\text{ MHz}$, $e_{12} = 100\ \mu\text{VRMS}$, S_2 in Pos 2	500	1000		Ω
RF Input Capacitance (C_{IN12})	$f_{12} = 1\text{ MHz}$, $e_{12} = 100\ \mu\text{VRMS}$, S_2 in Pos 2		50		pF
RF Output Resistance (R_{OUT13})	$f_{13} = 1\text{ MHz}$		50		k Ω
RF Output Capacitance (C_{OUT13})	$f_{13} = 1\text{ MHz}$		10		pF
RF Noise Voltage, $\sqrt{en^2}$	Referred to Input, $R_S = 50\ \Omega$, $f_{13} = 1\text{ MHz}$		3.0		nV/ $\sqrt{\text{Hz}}$
Detector Input Voltage (e_5)	RF Stage Gain Reduction				
	$\Delta gm_{RF} = 3\text{ dB}$, $f_{13} = 1\text{ MHz}$, $f_5 = 260\text{ kHz}$ $\Delta gm_{RF} = 40\text{ dB}$, $f_{13} = 1\text{ MHz}$, $f_5 = 260\text{ kHz}$	140 220	180 270	250 330	mVRMS mVRMS
IF Transconductance ($gm_{IF} = i_6/e_7$)	$f_7 = 260\text{ kHz}$, $e_7 = 1\text{ mVRMS}$	50	90	130	mmhos
IF Input Resistance (R_{IN7})	$f_7 = 260\text{ kHz}$	600	1000		Ω
IF Input Capacitance (C_{IN7})	$f_7 = 260\text{ kHz}$		70		pF
IF Output Resistance (R_{OUT6})	$f_6 = 260\text{ kHz}$		10		k Ω
IF Output Capacitance (C_{OUT6})	$f_6 = 260\text{ kHz}$		8		pF
Converter Transconductance ($gm_{CON} = i_{14}/e_1$)	$f_1 = 1\text{ MHz}$, $e_1 = 1\text{ mVRMS}$, $f_{14} = f_{\text{oscillator}} - f_1$	1.5	2.5	3.4	mmhos
Converter Input Resistance (R_{IN1})	$f_1 = 1\text{ MHz}$	1000	1400		Ω
Converter Input Capacitance (C_{IN1})	$f_1 = 1\text{ MHz}$		8		pF
Converter Output Resistance (R_{OUT14})	$f_{14} = 260\text{ kHz}$		50		k Ω
Converter Output Capacitance (C_{OUT14})	$f_{14} = 260\text{ kHz}$		10		pF
Oscillator Output Voltage (e_2)			1.2		VRMS


Note 1. Rating applies for ambient temperatures to $+70^\circ\text{C}$. Derate at $8.3\text{ mW}/^\circ\text{C}$ between $+70^\circ\text{C}$ and $+85^\circ\text{C}$.

TYPICAL PERFORMANCE CURVES FOR μ A720C
TEST CIRCUIT 1, unless otherwise specified.


CURRENTS AS A FUNCTION OF VOLTAGE (V_3)




RF TRANSDUCANCE AS A FUNCTION OF FREQUENCY




IF TRANSDUCANCE AS A FUNCTION OF FREQUENCY




RF AGC CHARACTERISTIC




RF AND IF TRANSDUCANCE AS A FUNCTION OF TEMPERATURE




CONVERTER TRANSDUCANCE AS A FUNCTION OF TEMPERATURE




OSCILLATOR TERMINAL (PIN 2) V/I CHARACTERISTIC




RELATIVE GAIN AS A FUNCTION OF SUPPLY TERMINAL VOLTAGE



TOTAL HARMONIC DISTORTION OF THE MODULATING SIGNAL AS A FUNCTION OF CARRIER INPUT LEVEL




TEST CIRCUIT 1



Tank Circuit Parameters: $f_0 = 1.26$ MHz, $Q = 30 \pm 10\%$, $R_D = 10k\Omega \pm 5\%$. The parameters of the tank are measured at pins 2 and 3 of the test jig without a device inserted. R_D is the effective parallel resistance at resonance.

HOME RADIO APPLICATION (Capacitor Tuned)




Note: Capacitance in μ F unless otherwise specified.

PARTS LIST

Ferrite Antenna Bar: Q2BAR 1080/TDK Electronics
 Length: 80mm
 Diameter: 10mm


Antenna Coil:




Variable Capacitance: PVC — LX20T/MITSUMI ELECTRIC
 Antenna: 5–140 pF
 Oscillator: 4.5–82 pF

OSCILLATOR COIL (BOTTOM VIEW)


$L_{1-3} = 360 \mu\text{H}$
 $Q_U = 140$
 $f = 796 \text{ kHz}$




1FT 1 (BOTTOM VIEW)




1FT 2 (BOTTOM VIEW)




BLOCK DIAGRAM AND TYPICAL APPLICATIONS



AM CAR RADIO APPLICATION (SLUG TUNED)




TRANSFORMER (T1)



$Q_o = 60, f = 262.5 \text{ kHz}$
 TOKO: WYOC-60021QAN
 WYOC-60022SDG

TRANSFORMER (T2)



$Q_o = 60, f = 262.5 \text{ kHz}$
 TOKO: WYOC-60025QAN
 WYOC-60026SDG

μA721

AM/FM RADIO SYSTEM

FAIRCHILD LINEAR INTEGRATED CIRCUIT



GENERAL DESCRIPTION – The μA721 is a monolithic AM/FM radio receiver system manufactured using the Fairchild Planar* epitaxial process. Several gain blocks are available to perform AM conversion, RF and IF or FM IF amplification. The FM limiter and quadrature detector are also included.

The μA721 is designed to operate over a very wide voltage range (3.5-16 V) making it useful in a wide variety of applications including portable, home and auto AM/FM radios, and industrial communications system.


- AM-RF, OSCILLATOR CONVERTER AND IF AMPLIFIERS
- FM-IF, LIMITER AND QUADRATURE DETECTOR
- WIDE SUPPLY VOLTAGE RANGE (3.5-16 V)
- MINIMUM EXTERNAL COMPONENTS
- HIGH SENSITIVITY
- LOW QUIESCENT CURRENT (20 mA)

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	18 V
Peak Voltage (Pin 15)	36 V
Power Dissipation $T_A \leq 70^\circ\text{C}$	800 mW
Derate at $70^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	14.5 mW/ $^\circ\text{C}$
Operating Temperature Range	-40°C to $+85^\circ\text{C}$
Storage Temperature Range	-55°C to $+125^\circ\text{C}$
Pin Temperature (Soldering, 10 s)	260 $^\circ\text{C}$



EQUIVALENT CIRCUIT




FAIRCHILD • μ A721

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 8.2\text{ V}$ unless otherwise specified (See Test Circuit)


CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS					
Supply Current			20	30	mA
Voltage at Pin 1		600	700	800	mV
Voltage at Pin 2		300	500	700	mV
Voltage at Pin 4		600	700	800	mV
Voltage at Pin 9	S3, S4 and S5 closed	3.0	3.3	3.6	V
Voltage at Pin 10		2.5	4.0	5.5	V
Difference ($V_4 - V_1$)		-20		+20	mV
Current into Pin 3		1.5	2.2	3.0	mA
Current into Pin 6 (LOW)	S3 and S4 closed	100	300	650	μ A
Current into Pin 6 (HIGH)		400	580	850	μ A
Current into Pin 15		1.5	2.1	3.0	mA
Voltage at Pin 12, 13			1.3		V
AC CHARACTERISTICS					
AMP I					
Transconductance	$f = 1\text{ MHz}$, $V_{IN} = 1.0\text{ mVRMS}$	40	70	100	mmhos
Transconductance	$f = 10.7\text{ MHz}$, $V_{IN} = 1.0\text{ mVRMS}$	35	60	90	mmhos
Input Resistance	$f = 1\text{ MHz}$		2.0		k Ω
Input Capacitance	$f = 1\text{ MHz}$		20		pF
Output Resistance	$f = 1\text{ MHz}$		60		k Ω
Output Capacitance	$f = 1\text{ MHz}$		4.0		pF
AMP II					
Transconductance	$f = 455\text{ kHz}$, $V_{IN} = 500\text{ }\mu\text{VRMS}$	600	1200	1700	mmhos
Transconductance	$f = 10.7\text{ MHz}$, $V_{IN} = 500\text{ }\mu\text{VRMS}$	250	500	650	mmhos
Input Resistance	$f = 1\text{ MHz}$		3.5		k Ω
Input Capacitance	$f = 1\text{ MHz}$		20		pF
Output Resistance	$f = 1\text{ MHz}$		60		k Ω
Output Capacitance	$f = 1\text{ MHz}$		4		PF
MIXER/OSC.					
Mixer Transconductance	$f = 10.7\text{ MHz}$, $V_{IN} = 5.0\text{ mVRMS}$	5.5	9.0	12.0	mmhos
Mixer Conversion Gain	$f = 1.0\text{ MHz}$, $f_{osc} = 1.455\text{ MHz}$, $V_{IN} = 5\text{ mVRMS}$, S3 - closed, S2 - pos 2	1.2	2.2	3.2	mmhos
Oscillator Voltage	$f = 1.455\text{ MHz}$, S3 - closed	1.4	1.9		V_{pk-pk}
Oscillator Voltage	$f = 1.455\text{ MHz}$, $V_+ = 3.5\text{ V}$, S3 - closed	1.3	1.8		V_{pk-pk}
Mixer Input Resistance	$f = 1\text{ MHz}$		6.5		k Ω
Mixer Input Capacitance	$f = 1\text{ MHz}$		7.0		pF
Mixer Output Resistance	$f = 1\text{ MHz}$		200		k Ω
Mixer Input Capacitance	$f = 1\text{ MHz}$		4.0		pF
FM LIMITER/DETECTOR					
Input limiting Sensitivity (-3.0 dB)	$f = 10.7\text{ MHz}$,		500	800	μVRMS
Recovered Audio		400	520	640	mVRMS
Amplitude Modulation Rejection	$f = 10.7\text{ MHz}$	40	46		dB
Total Harmonic Distortion	$V_{IN} = 100\text{ mVRMS}$,		0.9	2.0	%
Signal plus Noise to Noise Ratio	Deviation = $\pm 75\text{ kHz}$, $f_{mod} = 400\text{ Hz}$	60	75		dB
Input Resistance	$f = 10.7\text{ MHz}$		10		k Ω
Input Capacitance	$f = 10.7\text{ MHz}$		8.0		pF
Output Resistance	$f = 400\text{ Hz}$		100		Ω

TYPICAL PERFORMANCE CURVES (Cont'd)


PIN 2 DC VOLTAGE AS A FUNCTION OF TEMPERATURE




PIN 10 DC VOLTAGE AS A FUNCTION OF TEMPERATURE




AMP I RELATIVE GAIN AS A FUNCTION OF FREQUENCY




AMP II RELATIVE GAIN AS A FUNCTION OF FREQUENCY




MIXER RELATIVE GAIN AS A FUNCTION OF FREQUENCY




AMP I TRANSCONDUCTANCE AS A FUNCTION OF TEMPERATURE




AMP II TRANSCONDUCTANCE AS A FUNCTION OF TEMPERATURE









MIXER TRANSCONDUCTANCE AS A FUNCTION OF TEMPERATURE



AMP I TRANSCONDUCTANCE AS A FUNCTION OF SUPPLY VOLTAGE



TYPICAL PERFORMANCE CURVES (Cont'd)

AMP II TRANSCONDUCTANCE
AS A FUNCTION OF SUPPLY VOLTAGEMIXER TRANSCONDUCTANCE
AS A FUNCTION OF SUPPLY VOLTAGE-3dB LIMITING SENSITIVITY
(DETECTOR) AS A FUNCTION
OF SUPPLY VOLTAGERECOVERED AUDIO (DETECTOR)
AS A FUNCTION OF SUPPLY VOLTAGEMIXER CONVERSION
TRANSCONDUCTANCE AS A
FUNCTION OF TEMPERATUREMIXER CONVERSION
TRANSCONDUCTANCE AS A
FUNCTION OF SUPPLY VOLTAGE

APPLICATIONS INFORMATION

The independent functional blocks of the μ A721 can be arranged for a variety of AM and FM receiver applications. Amplifier I, amplifier II, and the AM oscillator-mixer have open-collector output circuits which give complete flexibility for selecting load impedances. The FM IF amplifier-limiter and detector section needs only a few external components. It can be designed to be free of alignment, if ceramic filters are used for selectivity and the conventional quadrature coil replaced by a ceramic resonator. With appropriate external circuit arrangements, these four functional blocks can be combined to cover the FM IF amplification, FM detection, and all AM functions in most AM/FM receivers.

Two ground systems are used in the μ A721 to minimize the chance of high frequency instability due to common ground impedances. However, for any application, care must be taken in the selection and placement of external components and in the layout of the printed circuit board to insure stable system operation.


Home Radio Application — The home radio application shown in Figure 1 uses the oscillator mixer sections and amplifier II for the AM radio section. For the FM section two transistors are used for the tuner and amplifier I, II and the FM detector sections are used. Amplifier II is common for both FM and AM IF. This is accomplished without switching by paralleling the tuned circuits and ceramic filters at the input and output of amplifier II.

AGC for AM operation is applied to Pin 1 through the FD600 AGC diode. Since AGC is applied to Pin 1, the voltage at Pin 2 is proportional to the level of the incoming signal. By connecting a diode (FD600) from Pin 2 to the center tap of the antenna coil, additional AGC action is obtained as this diode conducts and reduces the Q of the antenna coils. This results in excellent overload performance.

The AFC for the FM section is applied from the Pin 10 voltage to the RF400 AFC diode. A TBA820 is used for the audio output amplifier resulting in a complete AM/FM radio using two IC's and two transistors.

Typical AM performance curves are shown in Figure 2, and the FM performance curves are shown in Figure 3. The printed circuit board layout for this circuit is shown in Figure 4.

TYPICAL AM/FM HOME RADIO



PARTS VENDOR:

Coils: Toko America Inc.: 5520 West Touhy Avenue, Skokie, Ill. 60076
 Filter: Murata Corporation of America: 1148 Franklin Road, S.E. Marietta, Georgia 30067

Fig. 1

HOME RADIO PERFORMANCE AM SECTION




Fig. 2

HOME RADIO PERFORMANCE FM SECTION




Fig. 3

CAR RADIO PERFORMANCE AM SECTION




Fig. 6

CAR RADIO PERFORMANCE AM SECTION




Fig. 7

CAR RADIO PERFORMANCE FM SECTION




Fig. 8

μA732

FM STEREO MULTIPLEX DECODER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA732 is a monolithic FM Stereo Multiplex Decoder System constructed on a single silicon chip using the Fairchild Planar* epitaxial process. This integrated circuit demodulates a stereo multiplex signal into the right and left audio channels while inherently suppressing SCA frequency components. Internal provision is made for interstation audio muting, stereo/mono mode switching and driving an external stereo mode indicator lamp. The excellent performance, wide supply range and low external parts requirement make the μA732 suitable for all line-operated and automotive FM stereo multiplex applications. See Note 1.

- 45 dB CHANNEL SEPARATION
- 55 dB STORECAST REJECTION WITHOUT SCA FILTERS
- HIGH CURRENT STEREO INDICATOR LAMP DRIVER
- OPERATION WITH 8 V TO 14 V SUPPLIES
- INTERNAL STEREO SWITCHING AND AUDIO MUTING FUNCTIONS


ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 2)	+15 V
Voltage at Stereo Lamp Driver Terminal	+22 V
Current into Stereo Lamp Driver (Note 3)	100 mA
Internal Power Dissipation	
Molded DIP	340 mW
Hermetic DIP	670 mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	
Molded DIP	-55°C to +125°C
Hermetic DIP	-65°C to +150°C
Pin Temperature	
Molded DIP (Soldering, 10 s)	+260°C
Hermetic DIP (Soldering, 60 s)	+300°C

CONNECTION DIAGRAM

**14-PIN DIP
(TOP VIEW)**


PACKAGE OUTLINES 9A
PACKAGE CODES P



ORDER INFORMATION

TYPE	PART NO.
μA732C	μA732PC

BLOCK DIAGRAM



μ A732C


ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = +12\text{V}$, 200 mV_{RMS} standard stereo multiplex signal applied to input, unless otherwise specified (Note 3). Refer to Test Circuit of Figure 1.

CHARACTERISTICS	MIN	TYP	MAX	UNITS
Supply Current		11	18	mA
Input Resistance	12	20		k Ω
Stereo Separation f = 100 Hz f = 1 kHz f = 10 kHz	30 20	40 45 40		dB dB dB
Channel Balance (Monaural Input)		0.2		dB
Total Harmonic Distortion		0.5	1.0	%
Voltage Gain		1.0		V/ V
67 kHz Storecast Rejection (Note 4)		55		dB
19 kHz Pilot Level Required at Input for: Stereo Indicator Lamp on Stereo Indicator Lamp off	4.0	12 8.0	22	mV _{RMS} mV _{RMS}
DC Voltage Required at Pin 4 for Stereo-Monaural Switching Stereo on Stereo off	1.0 0.6	1.25 0.85	1.5 1.0	V dc V dc
DC Voltage Required at Pin 5 for Audio Mute Switching Audio on Audio off	1.0 0.6	1.20 0.85	1.5 1.0	V dc V dc
Mute Attenuation of Audio	45	55		dB
High Frequency Audio Components in Left and Right Outputs (dB below 1 kHz output) 19 kHz 38 kHz		30 25		dB dB

NOTES:

- (1) Power supply transients up to 22 V are permissible for periods of 15 seconds. However, extended operation at voltages greater than 15 V should be avoided as the maximum allowable internal power dissipation for this device may be exceeded.
- (2) Rating applies to steady state current. Maximum permissible surge current during turn-on of the Stereo Indicator Lamp is 500 mA.
- (3) "Standard Stereo Multiplex Signal" here refers to a 200 mV RMS (0.56 V p-p) composite stereo signal including 10% pilot with L = 1 and R = 1 as described in the FCC Rules on FM Broadcasting.
- (4) Measured with a stereo composite signal consisting of 80% stereo, 10% pilot and 10% SCA as defined in the FCC Rules on FM Broadcasting.

TYPICAL PERFORMANCE CURVES



FM STEREO MULTIPLEX DECODER TEST CIRCUIT
AND TYPICAL APPLICATION





Fig. 1

NOTES:

- (1) Capacitors C1, C2 and C3 should be polystyrene or mylar.
- (2) Coils L1 and L2 are 7.0 mH nominal with Q = 60 (Miller #1361 or equivalent).
- (3) Coil L3 is 8.0 mH nominal with Q = 80, tapped at 10:1 turns ratio. (Miller #1362 or equivalent).
- (4) Resistor R1 can be increased (or decreased) in value to increase (or decrease) the 19 kHz sensitivity.

FM STEREO MULTIPLEX DECODER EQUIVALENT CIRCUIT



μA739

DUAL LOW NOISE AUDIO PREAMPLIFIER/OPERATIONAL AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA739 consists of two identical monolithic Operational Amplifiers using the Fairchild Planar* epitaxial process. These low noise, high gain amplifiers exhibit extremely stable operating characteristics over a wide range of supply voltages and temperatures. The device is intended for a variety of applications requiring two high performance operational amplifiers.

- SINGLE OR DUAL SUPPLY OPERATION
- LOW NOISE FIGURE, 2.0 dB
- HIGH GAIN, 20,000 V/V
- LARGE COMMON MODE RANGE, ±11 V
- EXCELLENT GAIN STABILITY VS. SUPPLY VOLTAGE
- NO LATCH-UP
- OUTPUT SHORT CIRCUIT PROTECTED



ABSOLUTE MAXIMUM RATINGS

- Supply Voltage
- Internal Power Dissipation (Note 1)
- Differential Input Voltage
- Input Voltage (Note 2)
- Storage Temperature Range
 - Hermetic
 - Molded
- Operating Temperature Range
- Pin Temperature
 - Hermetic DIP (Soldering, 60 s)
 - Molded DIP (Soldering, 10 s)
- Output Short-Circuit Duration, T_A = 25° C (Note 3)

±18 V
670 mW
±5 V
±15 V

-65° C to +150° C
-55° C to +125° C
0° C to +70° C

300° C
260° C
30 seconds



Notes on following page

*Planar is a patented Fairchild process.

FAIRCHILD • μ A739

μ A739C

ELECTRICAL CHARACTERISTICS: $V_S = \pm 15V$, $R_L = 50\text{ k}\Omega$ to Pin 7, $T_A = 25^\circ\text{C}$ unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 200\Omega$		1.0	6.0	mV
Input Offset Current			50	1000	nA
Input Bias Current			300	2000	nA
Input Resistance		37	150		k Ω
Large Signal Voltage Gain	$V_{OUT} = \pm 5.0V$	6500	20,000		V/V
Positive Output Voltage Swing		+12	+13		V
Negative Output Voltage Swing		-14	-15		V
Output Resistance	$f = 1.0\text{kHz}$		5.0		k Ω
Input Voltage Range		± 10	± 11		V
Common Mode Rejection Ratio	$R_S \leq 10\text{k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10\text{k}\Omega$		50		$\mu\text{V/V}$
Power Consumption	$V_{OUT} = 0$		270	420	mW
Supply Current	$V_{OUT} = 0$		9.0	14	mA
Broadband Noise Figure	$R_S = 5.0\text{k}\Omega$, BW = 10Hz to 10kHz		2.0		dB
Turn On Delay (See Figure 1)	Open Loop, $V_{IN} = \pm 20\text{mV}$		0.2		μs
Turn Off Delay (See Figure 1)	Open Loop, $V_{IN} = \pm 20\text{mV}$		0.3		μs
Slew Rate (unity gain) [See Figure 2]	$C_1 = 0.1\mu\text{F}$, $R_1 = 4.7\Omega$		1.0		V/ μs
Channel Separation (See Figure 3)	$R_S \leq 10\text{k}\Omega$, $f = 10\text{kHz}$		140		dB
The following specifications apply for $V_S = \pm 4.0V$, $T_A = 25^\circ\text{C}$					
Input Offset Voltage	$R_S \leq 200\Omega$		1.0	6.0	mV
Input Offset Current			50	1000	nA
Input Bias Current			300		nA
Supply Current	$V_{OUT} = 0$		2.5		mA
Power Consumption	$V_{OUT} = 0$		20		mW
Large Signal Voltage Gain	$V_{OUT} = \pm 1.0V$	2500	15,000		V/V
Positive Output Voltage Swing		+2.5	+2.8		V
Negative Output Voltage Swing		-3.6	-4.0		V

NOTES:

1. Rating applies at ambient temperature below 70°C .
2. For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
3. Short circuit may be to ground or either supply.

PULSE RESPONSE WAVEFORMS




Fig. 1

FREQUENCY RESPONSE TEST CIRCUIT




Fig. 2

CHANNEL SEPARATION TEST CIRCUIT






Fig. 3

TYPICAL PERFORMANCE CURVES FOR μ A739C


INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




WIDE BAND INPUT NOISE VOLTAGE AS A FUNCTION OF TEMPERATURE




WIDE BAND INPUT NOISE CURRENT AS A FUNCTION OF TEMPERATURE




COMMON MODE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT CAPABILITY AS A FUNCTION OF SUPPLY VOLTAGE




TOTAL SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




TOTAL POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE AND LOAD




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE



OPEN LOOP GAIN AS A FUNCTION OF TEMPERATURE




INPUT OFFSET CURRENT AND BIAS CURRENT AS FUNCTION OF TEMPERATURE




TYPICAL PERFORMANCE CURVES FOR μ A739C


CLOSED LOOP GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP FREQUENCY RESPONSE USING RECOMMENDED COMPENSATION NETWORKS




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY FOR VARIOUS COMPENSATION NETWORKS




FREQUENCY COMPENSATION NETWORK




OPEN LOOP PHASE SHIFT WITHOUT COMPENSATION




CHANNEL SEPARATION AS A FUNCTION OF FREQUENCY



CHANGE OF AC CHARACTERISTICS WITH TEMPERATURE



TYPICAL APPLICATION
STEREO PHONO PREAMPLIFIER – RIAA EQUALIZED



TYPICAL PERFORMANCE

Gain 40dB at 1 kHz, RIAA equalized
Input overload point, 80mV rms
Noise level, 2 μV referred to input
Signal to noise ratio, 74 dB below 10mV
Channel separation @ 1 kHz, 80dB

μA742

ZERO CROSSING AC TRIGGER-TRIGAC

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION — The μA742 is a monolithic Zero Crossing AC Trigger (TRIGAC) utilizing the Fairchild Planar* Epitaxial Process. It is intended for use in ac power control circuits for operation directly off the ac line or with a separate ac or dc power supply. The TRIGAC functions as a threshold detector and a driver for triacs and SCR's. As a threshold detector, it senses level changes at the inputs and as a driver it supplies high energy pulses for thyristor triggering. The trigger pulses occur at the zero crossing of the load current and therefore minimize RFI generation for either resistive or inductive loads

- DESIGNED FOR APPLICATIONS IN 60Hz TO 400 Hz AC POWER CONTROL SYSTEMS HAVING RESISTIVE OR INDUCTIVE LOADS
- OPERATES DIRECTLY FROM AN AC LINE OR FROM A DC SUPPLY
- INPUT COMPATIBLE WITH A WIDE RANGE OF SENSOR IMPEDANCES
- BRIDGE SENSING WITH ADJUSTABLE HYSTERESIS SET POINTS
- PROVISIONS FOR TIME PROPORTIONING OPERATION
- PROVIDES ZERO CROSSING THYRISTOR TRIGGERING FOR MINIMUM RFI
- EVEN NUMBER OF CONSECUTIVE HALF-CYCLE TRIGGERINGS FOR TRIACS AND INVERSE PARALLEL SCR'S IN MOST APPLICATIONS

ABSOLUTE MAXIMUM RATINGS

Peak Current into Supply Terminal (ac Operation)	±30 mA
Continuous Current into Supply Terminal (dc Operation)	20 mA
RMS Current into Sync Input Terminal	15 mA
Current into Switch Terminal	10 mA
Power Dissipation	670 mW
Voltage at (+) or (−) Input Terminal	(Note 1)
Differential Voltage between (+) and (−) Input Terminals	±7V
Current into Clamp Terminal (Clamp ON)	20 mA
Voltage at Clamp Terminal (Clamp OFF)	25V
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Pin Temperature	
Hermetic DIP (Soldering, 60 s)	300°C
Molded DIP (Soldering, 10 s)	260°C
Trigger Output Short-Circuit Duration (Note 2)	Continuous


CONNECTION DIAGRAM
14-PIN DIP
 (TOP VIEW)
 PACKAGE OUTLINES 6A 9A
 PACKAGE CODES D P



ORDER INFORMATION

TYPE	PART NO.
μA742C	μA742PC
μA742C	μA742DC

EQUIVALENT CIRCUIT



FAIRCHILD • μ A742

μ A742C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, Voltage Range at the (+) and (-) Input Terminals 2.5V to 17V;
 $V_{(+)\text{ Input}} - V_{(-)\text{ Input}} \geq 50\text{mV}$, Test Circuit 1, unless otherwise specified.

CHARACTERISTICS	CONDITION	MIN	TYP	MAX	UNITS
Peak Supply Voltage	S ₁ in dc position	19	21	26	V
	S ₁ in ac position, positive half cycles of ac line	19	21	26	V
	S ₁ in ac position, negative half cycle of ac line	-1.6	-0.95	-0.8	V
Peak Trigger Output Pulse	S ₁ in ac position, beginning of positive half cycles	0.6	0.9		A
	S ₁ in ac or dc position, beginning of negative half cycles	1.0	1.3		A
	S ₁ in dc position beginning of positive half cycles	1.6	2.0		A
Bias Current at (+) and (-) Terminals			15	25	μ A
Input Threshold Voltage for Output Pulse Enable		-50	-35	50	mV
ON Voltage at Clamp Terminal	$I_7 = 1\text{ mA}$		85	200	mV
ON Voltage at Switch Terminal	$I_6 = 5\text{ mA}$		2.6	3.0	V
Switching Voltage at Switch Terminal		6.0	7.2		V
Switching Current at Switch Terminal			15		μ A
Holding Current at Switch Terminal			23	200	μ A
ON Voltage at Sync Input Terminal	$I_{10} = 10\text{ mA}$		1.9	2.2	V
	$I_{10} = -10\text{ mA}$	-2.2	-1.9		V
Switching Voltage at Sync Input Terminal	$I_{10} = 2\text{ mA}$, positive half cycles, $V_{(-)\text{ Input}} - V_{(+)\text{ Input}} > 50\text{ mV}$	4.5	5.8		V
	$I_{10} = -2\text{ mA}$, negative half cycles, $V_{(-)\text{ Input}} - V_{(+)\text{ Input}} > 50\text{ mV}$		-7.0	-4.5	V
Sync Input Threshold Current for Trigger Output	Beginning of positive half cycles	180	410	500	μ A
	Beginning of negative half cycles	-500	-280	-180	μ A
Sync Input Threshold Voltage for Trigger Output	Beginning of positive half cycles	2.0	2.7	4.0	V
	Beginning of negative half cycles	-4.0	-3.3	-2.0	V

DEFINITIONS


VOLTAGE RANGE: The range of voltage on the (+) or (-) input terminals, which, if exceeded, could cause the TRIGAC to cease functioning.
BIAS CURRENT: The average of the two currents into the (+) and (-) input terminals.

NOTES:


- (1) The maximum voltage should not exceed the instantaneous supply voltage of the μ A742.
- (2) Rating applies for an external storage capacitor having a value of not more than $2\mu\text{F}$.

TYPICAL PERFORMANCE CURVES FOR μ A742C
(TEST CIRCUIT 1 UNLESS OTHERWISE SPECIFIED)


TRIGGER OUTPUT PULSE WAVE FORMS




TRIGGER OUTPUT PULSE WIDTH AS A FUNCTION OF STORAGE CAPACITOR




SUPPLY VOLTAGE AS A FUNCTION OF SUPPLY CURRENT




INPUT THRESHOLD VOLTAGE AS A FUNCTION OF TEMPERATURE




SYNC INPUT THRESHOLD VOLTAGE AS A FUNCTION OF TEMPERATURE




SYNC INPUT THRESHOLD CURRENT AS A FUNCTION OF TEMPERATURE




SWITCHING CURRENT AT SWITCH TERMINAL AS A FUNCTION OF TEMPERATURE



HOLDING CURRENT AT SWITCH TERMINAL AS A FUNCTION OF TEMPERATURE



TEST CIRCUIT 1



FAIRCHILD • $\mu A742$

TYPICAL APPLICATIONS FOR $\mu A742C$

NOTES

*Recommended Values

AC Supply Voltage 60 Hz Volts - RMS	R_{DR}	R_{SYN}	C_{ST}
24	1.0 k Ω	2.2 k Ω	0.47 $\mu F/25V$
110	10 k Ω	10 k Ω	0.47 $\mu F/25V$
220	22 k Ω	22 k Ω	0.47 $\mu F/25V$

FOR SUPPLY VOLTAGE FREQUENCY OF 400Hz REDUCE C_{ST}
TO .047 $\mu F/25V$.

- **Necessary with inductive loads.
- ***The sensor resistance will determine the values of the bridge resistors. For the values of R_{DR} shown, the total current into the bridge should not exceed 5 mA at 20 V.

ZERO CROSSING CIRCUIT WITH DC SUPPLY




Fig. 1

ZERO CROSSING CIRCUIT





Fig. 2

TYPICAL APPLICATIONS FOR μ A742 (Cont'd)


SCR - HALF WAVE



SENSOR BRIDGE***

Fig. 3


INVERSE PARALLEL SCR PAIR FIRING
WITH A PULSE TRANSFORMER



SENSOR BRIDGE***

Fig. 4

INVERSE PARALLEL SCR PAIR FIRING
WITH A THIRD SCR



SENSOR BRIDGE***

Fig. 5

TYPICAL APPLICATIONS FOR μ A742 (Cont'd)

ZERO CROSSING WITH PROPORTIONAL CONTROL




Fig. 6

ZERO CROSSING CONTROL CIRCUIT WITHOUT HYSTERESIS




Fig. 7

μA746

CHROMA DEMODULATOR

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION — The μA746 is a monolithic Chroma Demodulator constructed using the Fairchild Planar* epitaxial process. This device demodulates the chroma subcarrier information contained in a color television video signal and provides color-difference signals at the outputs. The low voltage drift of the dc output insures excellent performance in direct-coupled chrominance output circuitry.

- **LOW OUTPUT VOLTAGE DRIFT WITH TEMPERATURE**
- **DOUBLY BALANCED DEMODULATION**
- **INTERNAL COLOR-DIFFERENCE MATRIX FOR NTSC COLOR TV**
- **10 VOLT PEAK-TO-PEAK E_B-E_Y OUTPUT**

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	+28V
Minimum Load Resistance	3kΩ
Peak-to-Peak Reference Input Voltage	5.0V
Peak-to-Peak Chroma Input Voltage	5.0V
Internal Power Dissipation	
Metal Can	500mW
DIP	670mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	
Molded DIP	-55°C to +125°C
Metal Can and Hermetic DIP	-65°C to +150°C
Pin Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10s)	260°C

EQUIVALENT CIRCUIT



CONNECTION DIAGRAMS 10-PIN METAL CAN (TOP VIEW)


PACKAGE OUTLINE 5Q
PACKAGE CODE H



ORDER INFORMATION
TYPE PART NO.
μA746C μA746HC

14 PIN-DIP (TOP VIEW)

PACKAGE OUTLINES 9A
PACKAGE CODES P



ORDER INFORMATION
TYPE PART NO.
μA746C μA746PC

*Planar is a patented Fairchild process.

FAIRCHILD • μ A746

μ A746C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 24\text{V}$, Test Circuit 1 unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	$e_C = 0, R_L = 1\text{M}\Omega$	5.5	9.0	12.5	mA
	$e_C = 0, R_L = 1\text{M}\Omega, T_A = 70^\circ\text{C}$		9.0	13.0	mA
	$e_C = 0$	16.5	22	25.5	mA
	$e_C = 0, T_A = 70^\circ\text{C}$		22		mA
Internal Power Dissipation	$e_C = 0$		340	430	mW
	$e_C = 0, T_A = 70^\circ\text{C}$		340	445	mW
DC Voltage at any Output Terminal	$e_C = 0$	13.2	14.5	15.8	V
	$e_C = 0, T_A = 70^\circ\text{C}$	13.0	14.5	16.0	V
Temperature Coefficient of DC Voltage at any Output Terminal	$e_C = 0$	-5.0	-0.3	+5.0	mV/ $^\circ\text{C}$
Absolute Value of DC Difference Voltage between any Two Outputs	$e_C = 0$		0.15	0.6	V
DC Voltage at either Reference Terminal	$e_A = e_B = e_C = 0$		5.8		V
DC Voltage at either Chroma Terminal	$e_C = 0$		3.2		V
Reference Input Resistance	$e_C = 0$		1.7		k Ω
Reference Input Capacitance	$e_C = 0$		6.0		pF
Chroma Input Resistance			0.8		k Ω
Chroma Input Capacitance			5.0		pF
Peak-to-Peak Chroma Input Voltage	$E_B - E_Y = 5\text{Vp-p}$		0.4	0.7	V
Peak-to-Peak $E_R - E_Y$ Output Voltage	$E_B - E_Y = 5\text{Vp-p}$	3.5	3.8	4.2	V
Peak-to-Peak $E_G - E_Y$ Output Voltage	$E_B - E_Y = 5\text{Vp-p}$	0.75	1.0	1.25	V
Maximum Peak-to-Peak $E_B - E_Y$ Output Voltage	$e_C = 1.5\text{Vp-p}$	8.0	10		V
$E_B - E_Y$ Demodulation Angle	$E_B - E_Y = 5\text{Vp-p}$		3		Degrees
$E_R - E_Y$ Demodulation Angle	$E_B - E_Y = 5\text{Vp-p}$		109		Degrees
$E_G - E_Y$ Demodulation Angle	$E_B - E_Y = 5\text{Vp-p}$		259		Degrees
$E_R - E_Y$ Demodulation Angle relative to $E_B - E_Y$ Demodulation Angle	$E_B - E_Y = 5\text{Vp-p}$	101	106	111	Degrees
$E_B - E_Y$ Demodulation Angle relative to $E_G - E_Y$ Demodulation Angle	$E_B - E_Y = 5\text{Vp-p}$	96	104	112	Degrees
Highest AC Unbalance Voltage at any Output Terminal	$e_C = 0$		0.3	0.8	V _{p-p}











DEFINITIONS

Color-Difference Demodulation Angle — A color-difference demodulation angle is defined as the instantaneous phase of the (+) Chroma input signal which produces the most positive voltage at the respective color-difference output with the phase of Reference "A" taken at 3 degrees and the phase of Reference "B" taken at 106 degrees.

(+) **Chroma Input** — A composite chroma signal containing the burst at a phase of 180 degrees is demodulated to produce specified color-difference demodulation angles when applied to the (+) Chroma input.


(-) **Chroma Input** — A composite chroma signal containing the burst at a phase of 0 degrees is demodulated to produce specified color-difference demodulation angles when applied to the (-) Chroma input.

TYPICAL PERFORMANCE CURVES FOR μ A746C
(Test Circuit 1 Unless Otherwise Specified)



TEST CIRCUIT 1

INPUTS
CHROMA:
 $e_C \leq 1.5\text{V p-p}$
 $f_C = 3.59\text{MHz}$




REFERENCE
 $e_A = e_B = 1\text{V p-p}$
 $f_A = f_B = 3.58\text{MHz}$
 $\theta_B = \theta_A + 103^\circ$

Pin numbers shown for Dual In-line Package only.

TYPICAL APPLICATION


COMPLETE R-G-B VIDEO OUTPUT STAGE



Pin numbers shown for Dual In-line Package only.

Fully dc coupled circuit exhibits negligible drift with temperature, eliminates interaction between contrast and brightness controls, and minimizes gray-scale set-up time.

ALTERNATIVE R-G-B VIDEO OUTPUT STAGE



Pin numbers shown for Dual In-line Package only.

From:
 "A Semiconductor Video Output Amplifier for a Red Blue Green Large Screen Color Television Receiver", by D. Poppy. IEEE Transactions on Broadcast and Television Receivers, BTR-15, #2, pp. 167-70, July 1969.

Reprinted with permission.

μA749

DUAL AUDIO OPERATIONAL AMPLIFIER/AUDIO PREAMPLIFIER


FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA749 consists of Two Identical High Gain Operational Amplifiers constructed on a single silicon chip using the Fairchild Planar* epitaxial process. These three-stage amplifiers use Class A PNP transistor output stages with uncommitted collectors. This enables a variety of loads to be employed for general purpose applications from dc to 10 MHz, where two high performance operational amplifiers are required. In addition, the outputs may be wired-OR for use as a dual comparator or they may function as diodes in low threshold rectifying circuits such as absolute value amplifiers and peak detectors.

- SINGLE OR DUAL SUPPLY OPERATION
- LOW POWER CONSUMPTION
- HIGH GAIN, 25,000 V/V
- LARGE COMMON MODE RANGE, +11 V, -13 V
- EXCELLENT GAIN STABILITY VS. SUPPLY VOLTAGE
- NO LATCH-UP
- OUTPUT SHORT CIRCUIT PROTECTED


ABSOLUTE MAXIMUM RATINGS

Supply Voltage (μA749 and μA749C)	±18 V
(μA749D)	±12 V
Internal Power Dissipation (Note 1)	
Metal Can	500 mW
DIP	650 mW
Differential Input Voltage	±5 V
Input Voltage (Note 2) (μA749 and μA749C)	±15 V
(μA749D)	±12 V
Storage Temperature Range	
Metal Can, Hermetic DIP	-65°C to +150°C
Molded DIP (μA749PC)	-55°C to +125°C
Operating Temperature Range	
Military (μA749)	-55°C to +125°C
Commercial (μA749C and μA749D)	0°C to +70°C
Pin Temperature	
Metal Can, Hermetic DIP (Soldering, 60 s)	300°C
Molded DIP (Soldering, 10 s)	260°C
Output Short-Circuit Duration, T _A = 25°C (Note 3)	30 seconds



Notes on following pages.


CONNECTION DIAGRAMS
8-PIN METAL CAN
(TOP VIEW)
PACKAGE OUTLINE 5S
PACKAGE CODE H



Note: Pin 4 is connected to case.

ORDER INFORMATION
TYPE **PART NO.**
μA749D μA749DHC

14-PIN DIP
(TOP VIEW)
PACKAGE OUTLINES 6A 9A
PACKAGE CODES D P



ORDER INFORMATION
TYPE **PART NO.**
μA749 μA749DM
μA749C μA749DC
μA749C μA749PC

*Planar is a patented Fairchild process.

FAIRCHILD • μ A749

μ A749

ELECTRICAL CHARACTERISTICS: $V_+ = \pm 15$ V, $R_L = 5$ k Ω to Pin 7, $T_A = 25^\circ$ C unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S = 200 \Omega$		1.0	3.0	mV
Input Offset Current			50	400	nA
Input Bias Current			0.30	0.75	μ A
Input Resistance		100	150		k Ω
Large Signal Voltage Gain	$V_{OUT} = \pm 10$ V	20,000	50,000		V/V
Positive Output Voltage Swing		+12	+13		V
Negative Output Voltage Swing		-14	-15		V
Output Resistance	$f = 1.0$ kHz		5.0		k Ω
Common Mode Rejection Ratio	$R_S = 200 \Omega$, $V_{IN} = +11.5$ V to -13.5 V	70	90		dB
Positive Supply Voltage Rejection Ratio	$R_S = 200 \Omega$		50	200	μ V/V
Negative Supply Voltage Rejection Ratio	$R_S = 200 \Omega$		50	200	μ V/V
Input Voltage Range		-13		+11	V
Internal Power Dissipation	$V_{OUT} = 0$		180	220	mW
Supply Current	$V_{OUT} = 0$		9.0	10.4	mA
Broadband Noise Figure	$R_S = 10$ k Ω , BW = 10 Hz to 10 kHz		2.5		dB
Turn On Delay (See Fig. 3)	Open Loop, $V_{IN} = \pm 20$ mV		0.2		μ s
Turn Off Delay (See Fig. 3)	Open Loop, $V_{IN} = \pm 20$ mV		0.3		μ s
Slew Rate (unity gain) (See Fig. 2)	$C_1 = 0.02 \mu$ F, $R_1 = 33 \Omega$, $C_2 = 10$ pF		2.0		V/ μ s
Channel Separation (See Fig. 4)	$R_S = 1$ k Ω $f = 10$ kHz		140		dB

The following specifications apply for $V_+ = \pm 4.0$ V, $R_L = 10$ k Ω to Pin 7, $T_A = 25^\circ$ C

Input Offset Voltage	$R_S = 200 \Omega$		1.0	3.0	mV
Input Offset Current			50	300	nA
Input Bias Current			0.15	0.75	μ A
Supply Current	$V_{OUT} = 0$		2.5	4.8	mA
Internal Power Dissipation	$V_{OUT} = 0$		20	36	mW
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0$ V	20,000	60,000		V/V
Positive Output Voltage Swing		+2.5	+2.8		V
Negative Output Voltage Swing		-3.6	-4.0		V

The following specifications apply for -55° C $\leq T_A \leq +125^\circ$ C, $V_+ = \pm 15$ V, $R_L = 5$ k Ω to Pin 7:

Large Signal Voltage Gain	$V_{OUT} = \pm 10$ V, $T_A = +125^\circ$ C	6,500	20,000		V/V
	$V_{OUT} = \pm 10$ V, $T_A = -55^\circ$ C	20,000	30,000		V/V
Positive Output Voltage Swing		+12	+13		V
Negative Output Voltage Swing		-14	-15		V
Input Offset Voltage	$R_S = 200 \Omega$		1.0	6.0	mV
Input Offset Current	$T_A = +125^\circ$ C		0.05	1.0	μ A
	$T_A = -55^\circ$ C		0.05	1.5	μ A
Input Bias Current	$T_A = +125^\circ$ C		0.15	0.75	μ A
	$T_A = -55^\circ$ C		0.3	3.0	μ A
Input Offset Voltage Drift	$R_S = 200 \Omega$, $+25^\circ$ C $\leq T_A \leq +125^\circ$ C		3.0		μ V/ $^\circ$ C
	$R_S = 200 \Omega$, -55° C $\leq T_A \leq +25^\circ$ C		3.0		μ V/ $^\circ$ C
Input Offset Current Drift	$+25^\circ$ C $\leq T_A \leq +125^\circ$ C		0.5		nA/ $^\circ$ C
	-55° C $\leq T_A \leq +25^\circ$ C		2.0		nA/ $^\circ$ C
Input Bias Current Drift	-55° C $\leq T_A \leq +125^\circ$ C		5.0		nA/ $^\circ$ C
	$V_{OUT} = 0$, $T_A = +125^\circ$ C			9.7	mA
Supply Current	$V_{OUT} = 0$, $T_A = -55^\circ$ C			13	mA
	$V_{OUT} = 0$, $T_A = +125^\circ$ C			200	mW
Internal Power Dissipation	$V_{OUT} = 0$, $T_A = -55^\circ$ C			300	mW

The following specifications apply for -55° C $\leq T_A \leq +125^\circ$ C, $V_+ = \pm 4.5$ V, $R_L = 10$ k Ω to Pin 7:

Input Offset Voltage	$R_S = 200 \Omega$		1.5	6.0	mV
Input Offset Current			50	750	nA
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0$ V, $T_A = +125^\circ$ C	5,000			V/V
	$V_{OUT} = \pm 2.0$ V, $T_A = -55^\circ$ C	20,000			V/V
Positive Output Voltage Swing		+2.5	+2.8		V
Negative Output Voltage Swing		-3.6	-4.0		V

NOTES:

- Rating applies to ambient temperatures up to 70° C. Above 70° C ambient derate linearly at 8.3 mW/ $^\circ$ C for the DIP.
- For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply.

FAIRCHILD • μ A749

μ A749C

ELECTRICAL CHARACTERISTICS: $V_+ = \pm 15$ V, $R_L = 5$ k Ω to Pin 7, $T_A = 25^\circ$ C unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S = 200 \Omega$		1.0	6.0	mV
Input Offset Current			50	750	nA
Input Bias Current			0.30	1.5	μ A
Input Resistance		50	150		k Ω
Large Signal Voltage Gain	$V_{OUT} = \pm 10$ V	15,000	50,000		V/V
Positive Output Voltage Swing		+12	+13		V
Negative Output Voltage Swing		-14	-15		V
Output Resistance	$f = 1.0$ kHz		5.0		k Ω
Common Mode Rejection Ratio	$R_S = 200 \Omega$, $V_{IN} = +11.5$ V to -13.5 V	70	90		dB
Positive Supply Voltage Rejection Ratio	$R_S = 200 \Omega$		50	350	μ V/V
Negative Supply Voltage Rejection Ratio	$R_S = 200 \Omega$		50	200	μ V/V
Input Voltage Range		-13		+11	V
Internal Power Dissipation	$V_{OUT} = 0$		180	330	mW
Supply Current	$V_{OUT} = 0$		9.0	14	mA
Broadband Noise Figure	$R_S = 10$ k Ω , BW = 10 Hz to 10 kHz		2.5		dB
Turn On Delay (See Fig. 3)	Open Loop, $V_{IN} = \pm 20$ mV		0.2		μ s
Turn Off Delay (See Fig. 3)	Open Loop, $V_{IN} = \pm 20$ mV		0.3		μ s
Slew Rate (unity gain) (See Fig. 2)	$C_1 = 0.02 \mu$ F, $R_1 = 33 \Omega$, $C_2 = 10$ pF		1.0		V/ μ s
Channel Separation (See Fig. 4)	$R_S = 1$ k Ω , $f = 10$ kHz		140		dB

The following specifications apply for $V_+ = \pm 4.0$ V, $R_L = 10$ k Ω to Pin 7, $T_A = 25^\circ$ C:

Input Offset Voltage	$R_S = 200 \Omega$		1.0	6.0	mV
Input Offset Current			50	600	nA
Input Bias Current			0.3	1.5	μ A
Supply Current	$V_{OUT} = 0$		2.5		mA
Internal Power Dissipation	$V_{OUT} = 0$		20		mW
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0$ V	15,000	60,000		V/V
Positive Output Voltage Swing		+2.5	+2.8		V
Negative Output Voltage Swing		-3.6	-4.0		V

The following specifications apply for 0° C $\leq T_A \leq +70^\circ$ C, $V_+ = \pm 15$ V, $R_L = 5$ k Ω to Pin 7:

Large Signal Voltage Gain	$V_{OUT} = \pm 10$ V, $T_A = +70^\circ$ C	8,000	40,000		V/V
	$V_{OUT} = \pm 10$ V, $T_A = 0^\circ$ C	15,000	50,000		V/V
Positive Output Voltage Swing		+12	+13		V
Negative Output Voltage Swing		-14	-15		V
Input Offset Voltage	$R_S = 200 \Omega$		1.0	9.0	mV
Input Offset Current			0.05	1.5	μ A
Input Bias Current			0.3	3.0	μ A
Input Offset Voltage Drift	$R_S = 200 \Omega$, $+25^\circ$ C $\leq T_A \leq +70^\circ$ C		3.0		μ V/ $^\circ$ C
	$R_S = 200 \Omega$, 0° C $\leq T_A \leq +25^\circ$ C		3.0		μ V/ $^\circ$ C
Input Offset Current Drift	$+25^\circ$ C $\leq T_A \leq +70^\circ$ C		0.5		nA/ $^\circ$ C
	0° C $\leq T_A \leq +25^\circ$ C		2.0		nA/ $^\circ$ C
Input Bias Current Drift	0° C $\leq T_A \leq +70^\circ$ C		4.0		nA/ $^\circ$ C

The following specifications apply for 0° C $\leq T_A \leq +70^\circ$ C, $V_+ = \pm 4$ V, $R_L = 10$ k Ω to Pin 7:

Input Offset Voltage	$R_S = 200 \Omega$		1.5	9.0	mV
Input Offset Current			0.05	1.0	μ A
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0$ V, $T_A = 70^\circ$ C	8,000			V/V
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0$ V, $T_A = 0^\circ$ C	15,000			V/V
Positive Output Voltage Swing		+2.5	+2.8		V
Negative Output Voltage Swing		-3.6	-4.0		V


μ A749D

ELECTRICAL CHARACTERISTICS: $V_+ = \pm 6$ V, $R_L = 10$ k Ω to Pin 4, $T_A = 25^\circ$ C unless otherwise specified


CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 200 \Omega$		1.0	10	mV
Input Offset Current			50	600	nA
Input Bias Current			300	1500	nA
Input Resistance		50	150		k Ω
Large Signal Voltage Gain	$V_{OUT} = \pm 4.0$ V	10,000	20,000		V/V
Positive Output Voltage Swing		+4.5	+5.0		V
Negative Output Voltage Swing		-5.5	-6.0		V
Output Resistance	$f = 1.0$ kHz		10		k Ω
Input Voltage Range		-4.0		+2.5	V
Common Mode Rejection Ratio	$R_S \leq 10$ k Ω	70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10$ k Ω		50	100	μ V/V
Power Consumption (including load)	$V_{OUT} = 0$	24	36	54	mW
Supply Current (including load)	$V_{OUT} = 0$	2.0	3.0	4.5	mA
Turn On Delay (See Figure 5)	Open Loop, $V_{IN} = \pm 20$ mV, $R_L = 5$ k Ω		0.2		μ s
Turn Off Delay (See Figure 5)	Open Loop, $V_{IN} = \pm 20$ mV, $R_L = 5$ k Ω		0.3		μ s
Channel Separation (See Figure 7)	$R_S \leq 10$ k Ω , $f = 10$ kHz		140		dB

TYPICAL PERFORMANCE CURVES FOR μ A749 AND μ A749C


CLOSED LOOP GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP FREQUENCY RESPONSE USING RECOMMENDED COMPENSATION NETWORKS




OUTPUT CAPABILITY AS A FUNCTION OF FREQUENCY AND COMPENSATION




OPEN LOOP PHASE SHIFT WITHOUT COMPENSATION



CHANNEL SEPARATION AS A FUNCTION OF FREQUENCY




CHANGE OF AC CHARACTERISTICS WITH TEMPERATURE




TYPICAL PERFORMANCE CURVES FOR μ A749 AND μ A749C


INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




ABSOLUTE MAXIMUM POWER DISSIPATION AS A FUNCTION OF TEMPERATURE




OPEN LOOP 180° PHASE SHIFT FREQUENCY AS A FUNCTION OF SUPPLY VOLTAGE




COMMON MODE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF LOAD RESISTANCE




TOTAL SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




TOTAL POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE AND LOAD




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE



OPEN LOOP GAIN AS A FUNCTION OF TEMPERATURE




INPUT OFFSET CURRENT AND BIAS CURRENT AS FUNCTIONS OF TEMPERATURE




TYPICAL PERFORMANCE CURVES FOR $\mu A749D$


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF LOAD RESISTANCE




TYPICAL OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




OPEN LOOP GAIN AS A FUNCTION OF TEMPERATURE




TOTAL SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




TOTAL POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE AND LOAD




CLOSED LOOP GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP FREQUENCY RESPONSE USING RECOMMENDED COMPENSATION NETWORKS



OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY FOR VARIOUS COMPENSATION NETWORKS



COMMON MODE RANGE AS A FUNCTION OF SUPPLY VOLTAGE



**OFFSET NULL*
NETWORK**
 μ A749 AND μ A749C




Fig. 1

**FREQUENCY RESPONSE*
TEST CIRCUIT**
 μ A749 AND μ A749C




Fig. 2

**PULSE RESPONSE
WAVEFORMS**
 μ A749 AND μ A749C




Fig. 3

**CHANNEL SEPARATION*
TEST CIRCUIT**
 μ A749 AND μ A749C




Fig. 4

$$\text{SEPARATION} = \frac{V_{OA}}{V_{OB}} = \frac{1}{100}$$

**PULSE RESPONSE
WAVEFORMS**
 μ A749D




Fig. 5

**FREQUENCY RESPONSE
TEST CIRCUIT**
 μ A749D




Fig. 6

**CHANNEL SEPARATION
TEST CIRCUIT**
 μ A749D





Fig. 7

*Pin numbers refer to Dual-in-line Package


TYPICAL APPLICATIONS

VOLTAGE TO FREQUENCY CONVERTER





$$R^* = R_{\text{pin 1}} + R_9 + R_{CE \text{ } Q1} + R_6 \text{ output stage.}$$

WAVEFORMS



$$t = t_1 + t_2 = 4 \frac{R_1 C_1}{V_{IN}} + \frac{4 R^* C_1}{15}$$

STEREO TAPE PREAMPLIFIER



TYPICAL PERFORMANCE

Gain at 1 kHz	60 dB
Output Voltage Swing	2.8 V rms
Power Consumption	30 mW

μA753 FM GAIN BLOCK

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA753 is a high performance monolithic FM Gain Block using the Fairchild Planar* epitaxial process. The FM gain block consists of a three stage direct coupled amplifier with 330Ω input and output terminations and the 7 pF shunting capacitance required for a 10.7 MHz FM IF strip utilizing commercially available ceramic filters. Included on the chip is a 7.8 V active regulator providing up to 10 mA of current to an external load such as an FM tuner.

The μA753 features full temperature compensation for the IF amplifier and the 7.8 V regulator. Excellent power supply rejection eliminates the need for an external regulated supply. An output from the second stage of the IF amplifier provides a means of external gain control without affecting the input or output terminations. The device is packaged in an 8-lead mini DIP.


- 50 dB VOLTAGE GAIN AT 10.7 MHz
- 330Ω INPUT AND OUTPUT TERMINATIONS
- OPTIMIZED GAIN VS TEMPERATURE CHARACTERISTICS
- TEMPERATURE COMPENSATED 7.8 V ACTIVE REGULATOR PROVIDING UP TO 10 mA OF CURRENT
- SHORT CIRCUIT PROTECTION FOR ALL EXTERNAL CONNECTIONS

ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage at any terminal must not exceed V⁺
 Supply Voltage (V⁺)
 Power Dissipation (P_D) (Note 1)
 Input Voltage (Pins 1 and 3)
 Regulator Output Current (I_{REG})
 Regulator Short Circuit Duration
 Operating Temperature Range (T_A)
 Storage Temperature Range (T_{STG})
 Pin Temperature
 (Soldering, 10 s)

18 V
 430 mW
 ±3 V
 10 mA
 Indefinite
 -40°C to +85°C
 -55°C to +125°C
 260°C


CONNECTION DIAGRAM
8-PIN MINI DIP
 (TOP VIEW)
 PACKAGE OUTLINE 9T
 PACKAGE CODE T



ORDER INFORMATION
 TYPE PART NO.
 μA753C μA753TC

Notes: 1. Rating applies for ambient temperatures to 70°C. Above 70°C derate linearly at 6.3 mW/°C

EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • μ A753

μ A753C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = +12\text{ V}$ unless otherwise specified

CHARACTERISTICS	CONDITION	TEST CIRCUIT FIG. NO.	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS						
Supply Voltage Operating Range		3	10		16	V
Supply Current	$R_L = \infty$	3	11	16	19	mA
Power Dissipation	$R_L = \infty$	3		190	230	mW
	$I_L = 5\text{ mA}$	3		210	255	mW
Terminal Voltages	$I_L = 5\text{ mA}$	3				
Pin 1, 2				1.4		V
3				2.6		V
5				2.0		V
6			7.2	7.8	8.3	V
7				2.0		V
AC CHARACTERISTICS IF AMPLIFIER ($f_o = 10.7\text{ MHz}$)						
-3 dB Limiting Threshold		1		900		μV
Output Voltage Swing	$V_{IN} = 100\text{ mV}$, $R_L = \infty$	1	1.1	1.4		V_{p-p}
Voltage Gain	$V_{OUT} = 100\text{ mV}$	1	40	50	56	dB
Voltage Gain Change	$-40^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$	1		6.0		dB
	$+25^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	1		1.0		dB
Input Impedance:	Pin 1 to Pin 2					
Parallel Input Resistance			230	330	440	Ω
Parallel Input Capacitance			5.0	9.0	14	pF
Output Impedance:	Pin 5 to ground					
Parallel Output Resistance			230	330	440	Ω
Parallel Output Capacitance			5.0	9.0	14	pF
Output Noise Voltage		2		5.0		mV _{RMS}
AC CHARACTERISTICS REGULATOR SECTION						
Line Regulation (V_G)	$I_L = 5\text{ mA}$, $V^+ = 10\text{ V to }16\text{ V}$	3		3.0	30	mV
Load Regulation (V_G)	$I_L = 0\text{ to }5\text{ mA}$	3		-10		mV
Temperature Coefficient (V_G)	$I_L = 5\text{ mA}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	3		-0.15		mV/ $^\circ\text{C}$

TEST CIRCUIT FOR DYNAMIC CHARACTERISTICS




Fig. 1

NOISE MEASUREMENT TEST CIRCUIT




Fig. 2

TEST CIRCUIT STATIC CHARACTERISTICS






Fig. 3

TYPICAL PERFORMANCE CURVES


SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




VOLTAGE GAIN AS A FUNCTION OF TEMPERATURE




REGULATOR OUTPUT VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE



BLOCK DIAGRAM



TYPICAL APPLICATION



F₁ AND F₂: VERNITRON FM4 OR EQUIVALENT 10.7 MHz CERAMIC FILTER

μA757

GAIN CONTROLLED IF AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION — The μA757 is a monolithic high performance, Gain Controlled IF Amplifier constructed using the Fairchild Planar* epitaxial process. The amplifier contains two sections which may be operated independently, or in cascade, from audio frequencies to 25 MHz. The μA757 is intended primarily as a gain controlled, intermediate frequency amplifier in AM and FM communications receivers. It also has excellent performance when operated in FM receivers as a limiting amplifier.

- 70 dB GAIN AT 10.7 MHz
- 70 dB AGC RANGE AT 10.7 MHz
- 300 mV SIGNAL HANDLING CAPABILITY AT INPUT
- CONSTANT INPUT AND OUTPUT IMPEDANCE WITH AGC
- STABLE GAIN WITH SUPPLY VOLTAGE AND TEMPERATURE AT ALL LEVELS OF GAIN REDUCTION.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+15V
Voltage at any Output Terminal	+24V
Voltage at either AGC Terminal (Note 1)	±12V
Differential Voltage at either Input (Pins 1 and 14, Pins 2 and 10)	±5V
Internal Power Dissipation (Note 2)	670mW
Storage Temperature Range	
Hermetic DIP (μA757, μA757C)	-65°C to +150°C
Operating Temperature Range	
Military (μA757)	-55°C to +125°C
Commercial (μA757C)	0°C to +70°C
Pin Temperature	
Hermetic DIP (Soldering, 60 s) μA757	300°C


CONNECTION DIAGRAM
14-PIN DIP
 (TOP VIEW)
PACKAGE OUTLINE 6A
PACKAGE CODE D



ORDER INFORMATION

TYPE	PART NO.
μA757	μA757DM
μA757C	μA757DC

EQUIVALENT CIRCUIT



FAIRCHILD • μ A757

μ A757

ELECTRICAL CHARACTERISTICS: $V_+ = +12$ V, $T_A = 25^\circ$ C, unless otherwise specified

CHARACTERISTICS	CONDITIONS	TEST CIRCUIT	MIN	TYP	MAX	UNITS
Supply Current	$V_{AGC 1,2} = +0.8$ V	1		13	17	mA
	$V_{AGC 1,2} = +3.0$ V			17	20	mA
Internal Power Dissipation	$V_{AGC 1,2} = +0.8$ V	1		170	210	mW
	$V_{AGC 1,2} = +3.0$ V			200	240	mW
Voltage Gain at no Gain Reduction	$V_{AGC 1,2} = +0.8$ V, $f = 500$ kHz	2	65	74		dB
	$V_{AGC 1,2} = +0.8$ V, $f = 10.7$ MHz		60	70		dB
Voltage Gain at Partial Gain Reduction	$V_{AGC 1,2} = +1.7$ V, $f = 500$ kHz	2	20	39	46	dB
	$V_{AGC 1,2} = +1.7$ V, $f = 10.7$ MHz		2	37		dB
Voltage Gain at Full Gain Reduction	$V_{AGC 1,2} = +3.0$ V, $f = 500$ kHz	2		2.0	10	dB
	$V_{AGC 1,2} = +3.0$ V, $f = 10.7$ MHz		2		1.0	8
Current into either AGC Terminal	$V_{AGC 1,2} = +3.0$ V	1		15	50	μ A
Gain Reduction Sensitivity	$V_{AGC 1,2} = +1.7$ V, $f = 500$ kHz	2		50		dB/V
Input Voltage for -3 dB Limiting at Output	$V_{AGC 1,2} = +0.8$ V, $f = 500$ kHz	2		0.5		mV
Intermodulation Products	Two-tone signal $f_1 = 500$ kHz, $e_1 = 100$ mV $f_2 = 510$ kHz, $e_2 = 100$ mV $I_{OUT} = 1$ mA p-p	2		-50		dB

SECTION 1

Input Resistance at either Input Terminal	$V_{AGC 1} = +0.8$ V, $f = 10.7$ MHz		3.0	5.0		k Ω
	$V_{AGC 1} = +3.0$ V, $f = 10.7$ MHz			4.5		k Ω
Input Capacitance at either Input Terminal	$V_{AGC 1} = +0.8$ V, $f = 10.7$ MHz			2.5		pF
	$V_{AGC 1} = +3.0$ V, $f = 10.7$ MHz			2.2		pF
Output Resistance	$V_{AGC 1} = +0.8$ V, $f = 10.7$ MHz			100		k Ω
	$V_{AGC 1} = +3.0$ V, $f = 10.7$ MHz			100		k Ω
Output Capacitance	$V_{AGC 1} = +0.8$ V, $f = 10.7$ MHz			2.6		pF
	$V_{AGC 1} = +3.0$ V, $f = 10.7$ MHz			2.2		pF
Forward Transadmittance	$V_{AGC 1} = +0.8$ V, $f = 500$ kHz			14		mmho
	$V_{AGC 1} = +0.8$ V, $f = 10.7$ MHz			13		mmho
Peak-to-Peak Output Current	$V_{AGC 1} = +3.0$ V, $f = 500$ kHz Output in full limiting		0.25	0.4		mA
Output Saturation Voltage.	$I_{OUT} = 0.1$ mA, $V_{AGC 1} = +3.0$ V			8.0	9.0	V
Noise Figure	$R_S = 1.0$ k Ω , $f = 10.7$ MHz			8.0		dB
	$R_S = 1.0$ k Ω , $f = 500$ kHz			8.0		dB
Interfering Signal Voltage at Input for 1.0% Cross Modulation	Carrier signal, $f_c = 500$ kHz			15		mV
	Interfering signal, $f_i = 510$ kHz $I_{OUT} = 0.5$ mA p-p, $V_{AGC 1} = +0.8$ V					

SECTION 2

Input Resistance	$V_{AGC 2} = +0.8$ V, $f = 10.7$ MHz		3.0	5.0		k Ω
	$V_{AGC 2} = +3.0$ V, $f = 10.7$ MHz			4.5		k Ω
Input Capacitance	$V_{AGC 2} = +0.8$ V, $f = 10.7$ MHz			2.5		pF
	$V_{AGC 2} = +3.0$ V, $f = 10.7$ MHz			2.2		pF
Output Resistance at either Output Terminal	$V_{AGC 2} = +0.8$ V, $f = 10.7$ MHz			26		k Ω
	$V_{AGC 2} = +3.0$ V, $f = 10.7$ MHz			20		k Ω
Output Capacitance at either Output Terminal	$V_{AGC 2} = +0.8$ V, $f = 10.7$ MHz			2.2		pF
	$V_{AGC 2} = +3.0$ V, $f = 10.7$ MHz			2.5		pF
Forward Transadmittance	$V_{AGC 2} = +0.8$ V, $f = 500$ kHz			440		mmho
	$V_{AGC 2} = +0.8$ V, $f = 10.7$ MHz			280		mmho
Quiescent Output Current at either Output Terminal	$V_{AGC 2} = +3.0$ V		1.7	2.4	3.5	mA
Peak-to-Peak Current at either Output Terminal	$V_{AGC 2} = +3.0$ V, $f = 500$ kHz Output in full limiting		3.8	4.8	7.0	mA
Output Saturation Voltage at either Output Terminal	$I_{OUT} = 1.0$ mA, $V_{AGC 2} = +3.0$ V			5.0	6.0	V
Power Supply Sensitivity	$V_S = 12$ V to 15 V					
	0 dB Gain Reduction			0.5		dB/V
	30 dB Gain Reduction			0.8		dB/V
	60 dB Gain Reduction			1.0		dB/V

FAIRCHILD • μ A757

μ A757

ELECTRICAL CHARACTERISTICS: $V_+ = +12$ V, $T_A = +125^\circ$ C, unless otherwise specified

CHARACTERISTICS	CONDITIONS	TEST CIRCUIT	MIN	TYP	MAX	UNITS
Supply Current	$V_{AGC\ 1,2} = +0.8$ V	1		14	17	mA
	$V_{AGC\ 1,2} = +3.0$ V			17	20	
Internal Power Dissipation	$V_{AGC\ 1,2} = +0.8$ V	1		170	210	mW
	$V_{AGC\ 1,2} = +3.0$ V			200	240	mW
Voltage Gain at no Gain Reduction	$V_{AGC\ 1,2} = +0.8$ V, $f = 500$ kHz	2	55	71		dB
	$V_{AGC\ 1,2} = +0.8$ V, $f = 10.7$ MHz	2		62		dB
Voltage Gain at Partial Gain Reduction	$V_{AGC\ 1,2} = +1.7$ V, $f = 500$ kHz	2		35		dB
Voltage Gain at Full Gain Reduction	$V_{AGC\ 1,2} = +3.0$ V, $f = 500$ kHz	2		2.0	15	dB
	$V_{AGC\ 1,2} = +3.0$ V, $f = 10.7$ MHz			-1.0		
Current into either AGC Terminal	$V_{AGC\ 1,2} = +3.0$ V	1		15	50	μ A

SECTION 1

Peak-to-Peak Output Current	$V_{AGC\ 1} = +3.0$ V, $f = 500$ kHz Output in full limiting		0.2	0.4		mA
Output Saturation Voltage	$I_{OUT} = 0.1$ mA, $V_{AGC\ 1} = +3.0$ V			8.0	9.4	V

SECTION 2

Quiescent Output Current at either Output Terminal	$V_{AGC\ 2} = +3.0$ V		1.7	2.8	3.5	mA
Peak-to-Peak Current at either Output Terminal	$V_{AGC\ 2} = +3.0$ V, $f = 500$ kHz Output in full limiting		3.8	5.6	7.0	mA
Output Saturation Voltage at either Output Terminal	$I_{OUT} = 1.0$ mA, $V_{AGC\ 2} = +3.0$ V			6.0	7.0	V

μ A757

ELECTRICAL CHARACTERISTICS: $V_+ = +12$ V, $T_A = -55^\circ$ C, unless otherwise specified

CHARACTERISTICS	CONDITIONS	TEST CIRCUIT	MIN	TYP	MAX	UNITS
Supply Current	$V_{AGC\ 1,2} = +0.8$ V	1		10	17	mA
	$V_{AGC\ 1,2} = +3.0$ V			14	20	
Internal Power Dissipation	$V_{AGC\ 1,2} = +0.8$ V	1		120	210	mW
	$V_{AGC\ 1,2} = +3.0$ V			170	240	mW
Voltage Gain at no Gain Reduction	$V_{AGC\ 1,2} = +0.8$ V, $f = 500$ kHz	2	55	68		dB
	$V_{AGC\ 1,2} = +0.8$ V, $f = 10.7$ MHz	2		64		dB
Voltage Gain at Partial Gain Reduction	$V_{AGC\ 1,2} = +1.7$ V, $f = 500$ kHz	2		28		dB
Voltage Gain at Full Gain Reduction	$V_{AGC\ 1,2} = +3.0$ V, $f = 500$ kHz	2		2.0	15	dB
	$V_{AGC\ 1,2} = +3.0$ V, $f = 10.7$ MHz			-3.0		
Current into either AGC Terminal	$V_{AGC\ 1,2} = +3.0$ V	1		30	70	μ A

SECTION 1

Peak-to-Peak Output Current	$V_{AGC\ 1} = +3.0$ V, $f = 500$ kHz Output in full limiting		0.2	0.4		mA
Output Saturation Voltage	$I_{OUT} = 0.1$ mA, $V_{AGC\ 1} = +3.0$ V			8.0	9.0	V

SECTION 2

Quiescent Output Current at either Output Terminal	$V_{AGC\ 2} = +3.0$ V		1.0	1.7	3.5	mA
Peak-to-Peak Current at either Output Terminal	$V_{AGC\ 2} = +3.0$ V, $f = 500$ kHz Output in full limiting		2.3	3.4	7.0	mA
Output Saturation Voltage at either Output Terminal	$I_{OUT} = 1.0$ mA, $V_{AGC\ 2} = +3.0$ V			4.0	6.0	V

FAIRCHILD • μ A757

μ A757C

ELECTRICAL CHARACTERISTICS: $V_+ = +12V$, $T_A = +25^\circ C$, unless otherwise specified

CHARACTERISTICS	CONDITIONS	TEST CIRCUIT	MIN	TYP	MAX	UNITS
Supply Current	$V_{AGC 1,2} = +0.8 V$	1		14	17	mA
	$V_{AGC 1,2} = +3.0 V$			18	22	mA
Internal Power Dissipation	$V_{AGC 1,2} = +0.8V$	1		170	210	mW
	$V_{AGC 1,2} = +3.0 V$			220	270	mW
Voltage Gain at no Gain Reduction	$V_{AGC 1,2} = +0.8V, f = 500 \text{ kHz}$	2	65	74		dB
	$V_{AGC 1,2} = +0.8 V, f = 10.7 \text{ MHz}$	2	60	70		dB
Voltage Gain at Partial Gain Reduction	$V_{AGC 1,2} = +1.7 V, f = 500 \text{ kHz}$	2	20	39	46	dB
	$V_{AGC 1,2} = +1.7 V, f = 10.7 \text{ MHz}$	2		37		dB
Voltage Gain at Full Gain Reduction	$V_{AGC 1,2} = +3.0 V, f = 500 \text{ kHz}$	2		2.0	10	dB
	$V_{AGC 1,2} = +3.0 V, f = 10.7 \text{ MHz}$	2		1.0	8	dB
Current into either AGC Terminal	$V_{AGC 1,2} = +3.0 V$	1		15	50	μA
Gain Reduction Sensitivity	$V_{AGC 1,2} = +1.7 V, f = 500 \text{ kHz}$	2		50		dB/V
Input Voltage for -3 dB Limiting at Output	$V_{AGC 1,2} = +0.8 V, f = 500 \text{ kHz}$	2		0.5		mV
Intermodulation Products	Two-tone signal $f_1 = 500 \text{ kHz}, e_1 = 100 \text{ mV}$ $f_2 = 510 \text{ kHz}, e_2 = 100 \text{ mV}$ $I_{OUT} = 1 \text{ mA p-p}$	2		-50		dB

SECTION 1

Input Resistance at either Input Terminal	$V_{AGC 1} = +0.8 V, f = 10.7 \text{ MHz}$		3.0	5.0		k Ω
	$V_{AGC 1} = +3.0 V, f = 10.7 \text{ MHz}$			4.5		k Ω
Input Capacitance at either Input Terminal	$V_{AGC 1} = +0.8 V, f = 10.7 \text{ MHz}$			2.5		pF
	$V_{AGC 1} = +3.0 V, f = 10.7 \text{ MHz}$			2.2		pF
Output Resistance	$V_{AGC 1} = +0.8 V, f = 10.7 \text{ MHz}$			100		k Ω
	$V_{AGC 1} = +3.0 V, f = 10.7 \text{ MHz}$			100		k Ω
Output Capacitance	$V_{AGC 1} = +0.8 V, f = 10.7 \text{ MHz}$			2.6		pF
	$V_{AGC 1} = +3.0 V, f = 10.7 \text{ MHz}$			2.2		pF
Forward Transadmittance	$V_{AGC 1} = +0.8 V, f = 500 \text{ kHz}$			14		mmho
	$V_{AGC 1} = +0.8 V, f = 10.7 \text{ MHz}$			13		mmho
Peak-to-Peak Output Current	$V_{AGC 1} = +3.0 V, f = 500 \text{ kHz}$ Output in full limiting		0.25	0.4		mA
Output Saturation Voltage	$I_{OUT} = 0.1 \text{ mA}, V_{AGC 1} = +3.0 V$			8.0	9.0	V
Noise Figure	$R_S = 1.0 \text{ k}\Omega, f = 10.7 \text{ MHz}$			8.0		dB
	$R_S = 1.0 \text{ k}\Omega, f = 500 \text{ kHz}$			8.0		dB
Interfering Signal Voltage at Input for 1.0% Cross Modulation	Carrier signal, $f_c = 500 \text{ kHz}$ Interfering signal, $f_i = 510 \text{ kHz}$ $I_{OUT} = 0.5 \text{ mA p-p}, V_{AGC 1} = +0.8 V$			15		mV


SECTION 2

Input Resistance	$V_{AGC 2} = +0.8 V, f = 10.7 \text{ MHz}$		3.0	5.0		k Ω
	$V_{AGC 2} = +3.0 V, f = 10.7 \text{ MHz}$			4.5		k Ω
Input Capacitance	$V_{AGC 2} = +0.8 V, f = 10.7 \text{ MHz}$			2.5		pF
	$V_{AGC 2} = +3.0 V, f = 10.7 \text{ MHz}$			2.2		pF
Output Resistance at either Output Terminal	$V_{AGC 2} = +0.8 V, f = 10.7 \text{ MHz}$			26		k Ω
	$V_{AGC 2} = +3.0 V, f = 10.7 \text{ MHz}$			20		k Ω
Output Capacitance at either Output Terminal	$V_{AGC 2} = +0.8 V, f = 10.7 \text{ MHz}$			2.2		pF
	$V_{AGC 2} = +3.0 V, f = 10.7 \text{ MHz}$			2.5		pF
Forward Transadmittance	$V_{AGC 2} = +0.8 V, f = 500 \text{ kHz}$			440		mmho
	$V_{AGC 2} = +0.8 V, f = 10.7 \text{ MHz}$			280		mmho
Quiescent Output Current at either Output Terminal	$V_{AGC 2} = +3.0 V$		1.7	2.4	3.5	mA
Peak-to-Peak Current at either Output Terminal	$V_{AGC 2} = +3.0 V, f = 500 \text{ kHz}$ Output in full limiting		3.8	4.8	7.0	mA
Output Saturation Voltage at either Output Terminal	$I_{OUT} = 1.0 \text{ mA}, V_{AGC 2} = +3.0 V$			5.0	6.0	V
Power Supply Sensitivity	$V_S = 12 V \text{ to } 15 V$ 0 dB Gain Reduction			0.5		dB/V
	30 dB Gain Reduction			0.8		dB/V
	60 dB Gain Reduction			1.0		dB/V


4

TYPICAL PERFORMANCE CURVES FOR $\mu A757$ AND $\mu A757C$


PRODUCT OF SECTIONS 1 AND 2 FORWARD TRANSMITTANCE AS A FUNCTION OF FREQUENCY




SECTION 1 FORWARD TRANSMITTANCE AS A FUNCTION OF FREQUENCY




SECTION 2 FORWARD TRANSMITTANCE AS A FUNCTION OF FREQUENCY




SECTION 1 AND 2 INPUT RESISTANCE AND CAPACITANCE AS A FUNCTION OF GAIN REDUCTION




SECTION 2 OUTPUT RESISTANCE AND CAPACITANCE AS A FUNCTION OF GAIN REDUCTION




VOLTAGE GAIN AS A FUNCTION OF TEMPERATURE




GAIN REDUCTION AS A FUNCTION OF GAIN CONTROL VOLTAGE




SIGNAL TO NOISE RATIO IMPROVEMENT AND NOISE FIGURE AS A FUNCTION OF GAIN REDUCTION



POWER SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




TWO TONE IM DISTORTION PRODUCTS AS A FUNCTION OF INPUT SIGNAL LEVEL




FAIRCHILD • $\mu A757$

TEST CIRCUIT 1 (NOTE 3)



TEST CIRCUIT 2 (NOTE 2)



NOTES

1. For supply voltages less than +12 V, the absolute maximum voltage at either AGC terminal is equal to the supply voltage.
2. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 8.3 mW/°C.
3. For 10.7 MHz measurements, interstage capacitance and Section 2 output capacitance are tuned out. Pin 9 should be connected to GND.

μA758



PHASE LOCKED LOOP FM STEREO MULTIPLEX DECODER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA758 is a monolithic Phase Locked Loop FM Stereo Multiplex decoder using the Fairchild Planar* epitaxial process. This integrated circuit decodes an FM Stereo Multiplex Signal into Right and Left audio channels while inherently suppressing SCA information when it is contained in the composite input signal. Internal functions include automatic mono-stereo mode switching and drive for an external lamp to indicate stereo mode operation.

The μA758 operates over a wide supply voltage range and uses a low number of external components. It has only one control to adjust: a potentiometer to set oscillator frequency. No external coils are required. The μA758 is suitable for all line-operated and automotive FM Stereo Receivers.


- 45 dB CHANNEL SEPARATION
- AUTOMATIC STEREO/MONO SWITCHING
- STEREO INDICATOR LAMP DRIVER WITH CURRENT LIMITING
- HIGH IMPEDANCE INPUT — LOW IMPEDANCE OUTPUTS
- 70 dB SCA REJECTION
- ONE ADJUSTMENT FOR COMPLETE ALIGNMENT
- LOW NUMBER OF EXTERNAL PARTS — NO COILS
- 10 V TO 16 V SUPPLY VOLTAGE RANGE



Notes on following page.

*Planar is a patented Fairchild process.


EQUIVALENT CIRCUIT




All resistance values are in ohms
All capacitance values are in picofarads

TYPICAL PERFORMANCE CURVES FOR $\mu A758C$
(Test Circuit 1 unless Otherwise Specified)


CHANNEL SEPARATION AS A FUNCTION OF AUDIO FREQUENCY




CHANNEL SEPARATION AS A FUNCTION OF OSCILLATOR FREE RUNNING FREQUENCY ERROR




CAPTURE RANGE AS A FUNCTION OF PILOT LEVEL




TOTAL HARMONIC DISTORTION AS A FUNCTION OF INPUT LEVEL



LAMP TURN ON AND TURN OFF SENSITIVITY AS A FUNCTION OF AMBIENT TEMPERATURE



OSCILLATOR FREE RUNNING FREQUENCY ERROR AS A FUNCTION OF AMBIENT TEMPERATURE



μA759


POWER OPERATIONAL AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA759 is a high performance monolithic operational amplifier constructed using the Fairchild Planar* Epitaxial process. The amplifier provides 325 mA output current and features small signal characteristics better than the μA741. The amplifier is designed to operate from a single or dual power supply and the input common mode range includes the negative supply. The high gain and high output power provide superior performance whenever an operational amplifier is needed. The μA759 employs internal current limiting, thermal shutdown and safe area compensation making it essentially indestructible. It is intended for a wide range of applications including voltage regulators, audio amplifiers, servo amplifiers and power drivers.


- **OUTPUT CURRENT — 325 mA MINIMUM**
- **INTERNAL SHORT CIRCUIT CURRENT LIMITING**
- **INTERNAL THERMAL OVERLOAD PROTECTION**
- **INTERNAL OUTPUT TRANSISTORS SAFE AREA PROTECTION**
- **INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND OR NEGATIVE SUPPLY**
- **AVAILABLE IN THREE PACKAGE STYLES**

EQUIVALENT CIRCUIT



CONNECTION DIAGRAMS POWER WATT PACKAGE

(TOP VIEW)
PACKAGE OUTLINE 8Z
PACKAGE CODE U1




ORDER INFORMATION

TYPE	PART NO.
μA759C	μA759U1C

8-PIN METAL CAN

(TOP VIEW)
PACKAGE OUTLINE 5B
PACKAGE CODE H




Note: Pin 4 connected to case

ORDER INFORMATION

TYPE	PART NO.
μA759	μA759HM
μA759C	μA759HC

MINI BATWING

(TOP VIEW)
PACKAGE OUTLINE 9V
PACKAGE CODE T2



ORDER INFORMATION

TYPE	PART NO.
μA759C	μA759T2C

*Planar is a patented Fairchild process.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Between V+ and V-	36 V
Differential Input Voltage (Note 1)	30 V
Input Voltage (Note 1)	(V- -0.3 V) to V+
Internal Power Dissipation (Note 2)	Internally Limited
Operating Junction Temperature Range	
Military (μ A759)	-55°C to +150°C
Commercial (μ A759C)	0°C to +125°C
Storage Temperature Range	
4-Pin Power Watt (U1)	-55°C to +150°C
4-Pin Mini Batwing (T2)	-55°C to +150°C
8-Pin TO-99 (H)	-65°C to +150°C
Pin Temperature	
4-Pin Power Watt (U1) (Soldering, 10 s)	260°C
4-Pin Mini Batwing (T2) (Soldering, 10 s)	260°C
8-Pin TO-99 (H) (Soldering, 60 s)	300°C

NOTES:

- For a supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.
- Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the thermal resistance values on page 3 should be used.

μ A759

ELECTRICAL CHARACTERISTICS: $V_s = \pm 15$ V, $T_j = 25^\circ\text{C}$ unless otherwise specified

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		$R_s \leq 10 \text{ k}\Omega$		1.0	3.0	mV
Input Offset Current				5.0	30	nA
Input Bias Current				50	150	nA
Input Resistance			0.25	1.5		M Ω
Input Voltage Range			+13 to -V _s	+13.5 to -V _s		V
Large Signal Voltage Gain		$R_L \geq 50 \Omega, V_{OUT} = \pm 10$ V	50 k	200 k		V/V
Supply Current				12	18	mA
Peak Output Current		$3 \text{ V} \leq V_s - V_{OUT} < 10 \text{ V}$	± 325	± 500		mA
Short Circuit Current		$ V_s - V_{OUT} = 30 \text{ V}$		± 200		mA
Transient Response (Unity Gain)	Risetime	$R_L \geq 50 \Omega$		300		ns
	Overshoot	$R_L \geq 50 \Omega$		5.0		%
Slew Rate		$R_L \geq 50 \Omega$		0.6		V/ μ s
Unity Gain Bandwidth				1.0		MHz

The following specifications apply for $-55^\circ\text{C} \leq T_j \leq 150^\circ\text{C}$

Input Offset Voltage	$R_s \leq 10 \text{ k}\Omega$				4.5	mV
Input Offset Current					60	nA
Input Bias Current					300	nA
Common Mode Rejection Ratio	$R_s \leq 10 \text{ k}\Omega$	80	100			dB
Power Supply Rejection Ratio	$R_s \leq 10 \text{ k}\Omega$	80	100			dB
Large Signal Voltage Gain	$R_L \geq 50 \Omega, V_{OUT} = \pm 10$ V	25 k	200 k			V/V
Output Voltage Swing	$R_L \geq 50 \Omega$	± 10	± 12.5			V

FAIRCHILD • μ A759

μ A759C

ELECTRICAL CHARACTERISTICS: $V_s = \pm 15$ V, $T_J = 25^\circ\text{C}$ unless otherwise specified

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage		$R_s \leq 10$ k Ω		1.0	6.0	mV
Input Offset Current				5.0	50	nA
Input Bias Current				50	250	nA
Input Resistance			0.25	1.5		M Ω
Input Voltage Range			+13 to $-V_s$	+13.5 to $-V_s$		V
Large Signal Voltage Gain		$R_L \geq 50$ Ω , $V_{OUT} = \pm 10$ V	25 k	200 k		V/V
Supply Current				12	18	mA
Peak Output Current		3 V $\leq V_s - V_{OUT} \leq 10$ V	± 325	± 500		mA
Short Circuit Current		$ V_s - V_{OUT} = 30$ V		± 200		mA
Transient Response (Unity Gain)	Risetime	$R_L \geq 50$ Ω		300		ns
	Overshoot	$R_L \geq 50$ Ω		10		%
Slew Rate				0.5		V/ μ s
Unity Gain Bandwidth				1.0		MHz

The following specifications apply for $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Input Offset Voltage		$R_s \leq 10$ k Ω			7.5	mV
Input Offset Current					100	nA
Input Bias Current					400	nA
Common Mode Rejection Ratio		$R_s \leq 10$ k Ω	70	100		dB
Power Supply Rejection Ratio		$R_s \leq 10$ k Ω	80	100		dB
Large Signal Voltage Gain		$R_L \geq 50$ Ω , $V_{OUT} = \pm 10$ V	25 k	200 k		V/V
Output Voltage Swing		$R_L \geq 50$ Ω	± 10	± 12.5		V

PACKAGE	TYP	MAX	TYP	MAX
	θ_{JC}	θ_{JC}	θ_{JA}	θ_{JA}
Power Watt (U1)	8.0°C/W	12°C/W	75°C/W	80°C/W
Mini Batwing (T2)	8.0°C/W	12°C/W	75°C/W	80°C/W
Metal Can (H)	30°C/W	40°C/W	120°C/W	185°C/W

$$P_{D(\text{MAX})} = \frac{T_J(\text{MAX}) - T_A}{\theta_{JC} + \theta_{CA}} \quad \text{or} \quad \frac{T_J(\text{MAX}) - T_A}{\theta_{JA}} \quad (\text{Without a heat sink})$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J : $T_J = T_A + P_D(\theta_{JC} + \theta_{CA})$ or $T_A + P_D\theta_{JA}$ (Without heat sink)

Where: T_J = Junction Temperature

θ_{JC} = Junction to case thermal resistance

T_A = Ambient Temperature

θ_{CA} = Case to ambient thermal resistance

P_D = Power Dissipation


θ_{CS} = Case to heat sink thermal resistance

θ_{JA} = Junction to ambient thermal resistance


θ_{SA} = Heat sink to ambient thermal resistance

TYPICAL PERFORMANCE CURVES


FREQUENCY RESPONSE AT VARIOUS CLOSED LOOP GAIN SETTINGS




OPEN LOOP GAIN AND PHASE RESPONSE AS A FUNCTION OF FREQUENCY




OUTPUT VOLTAGE AS A FUNCTION OF FREQUENCY




P-P OUTPUT VOLTAGE AS A FUNCTION OF LOAD RESISTANCE




VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




VOLTAGE FOLLOWER TRANSIENT RESPONSE




TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




TOTAL HARMONIC DISTORTION AS A FUNCTION OF POWER OUTPUT




INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY



OUTPUT SHORT CIRCUIT CURRENT AS A FUNCTION OF JUNCTION TEMPERATURE



PEAK OUTPUT CURRENT AS A FUNCTION OF OUTPUT VOLTAGE



MOUNTING HINTS

Metal Can Package (μ A759HC/ μ A759HM)


The μ A759 in the 8-Pin TO-99 metal can package must be used with a heat sink. With ± 15 V power supplies, the μ A759 can dissipate up to 540 mW in its quiescent (no load) state. This would result in a 100°C rise in chip temperature to 125°C (assuming a 25°C ambient temperature). In order to avoid this problem, it is advisable to use either a slip on or stud mount heat sink with this package. If a stud mount heat sink is used, it may be necessary to use insulating washers between the stud and the chassis because the case of the μ A759 is internally connected to the negative power supply terminal.

Power Watt Package (μ A759U1C)


The μ A759U1C is designed to be attached by the tab to a heat sink. This heat sink can be either one of the many heat sinks which are commercially available, a piece of metal such as the equipment chassis, or a suitable amount of copper foil as on a double sided PC board. The important thing to remember is that the negative power supply connection to the op amp must be made through the tab. Furthermore, adequate heat sinking must be provided to keep the chip temperature below 125°C under worst case load and ambient temperature conditions.

Power Mini Dip Package (μ A759T2C)


The μ A759T2C is designed to conduct heat away from the chip by way of the two tabs or "batwings" on the sides of the package. These tabs can be bolted or soldered to copper foil on the top side of a double sided PC board. Alternatively, the tabs can be bolted to a commercially available heat sink such as the Thermalloy 6062B. As with the Power Watt package, the tabs on the T2C package are the terminals for the negative power supply.



OFFSET NULL CIRCUIT




PARALLELING μ A759 POWER OP AMPS




AUDIO APPLICATIONS

LOW COST PHONO AMPLIFIER




HEADPHONE AMPLIFIER



Speaker Impedance (ohms)	Output Power (watts)	Min Supply (volts)	V _{out} P-P (volts)
4	.18	9	2.4
8	.36	12	4.8
16	.72	15	9.6
32	1.44	25	19.2


BIDIRECTIONAL INTERCOM SYSTEM USING THE μ A759 POWER OP AMP



FEATURES

- Circuit Simplicity
- 1 Watt of Audio Output
- Duplex operation with only one two-wire cable as interconnect

HIGH SLEW RATE POWER OP AMP/AUDIO AMP



FEATURES


- High Slew Rate 9V/μs
- High 3 dB Power Bandwidth 85 kHz
- 18 Watts Output Power Into An 8 Ω Load
- Low Distortion — .2%, 10 VRMS, 1 kHz Into 8 Ω

DESIGN CONSIDERATION

- A_v ≥ 10

SERVO APPLICATIONS

DC SERVO AMPLIFIERS




FEATURES

- Circuit Simplicity
- One Chip Means Excellent Reliability

DESIGN CONSIDERATIONS

- $I_{OUT} \leq 325$ mA

AC SERVO AMPLIFIER - BRIDGE TYPE



FEATURES


- Gain of 10
- Use of μ A759 Means Simple Inexpensive Circuit

DESIGN CONSIDERATIONS

- 325 mA Max Output Current

REGULATOR APPLICATIONS


ADJUSTABLE DUAL TRACKING REGULATOR



FEATURES

- Wide Output Voltage Range (± 2.2 to ± 30 V)
- Excellent Load Regulation $\Delta V_{OUT} < \pm 5$ mV for $\Delta I_{OUT} = \pm 0.2$ A
- Excellent Line Regulation $\Delta_{OUT} < \pm 2$ mV for $\Delta V_{IN} = 10$ V


10 AMP - 12 VOLT REGULATOR



FEATURES

- Excellent Load and Line Regulation
- Excellent Temperature Coefficient-Depends Largely on Tempo of the Reference Zener

DUAL TRACKING REGULATOR




FEATURES

- Positive & Negative Outputs "Track"
- Inexpensive
- 500 mA Positive Output
- 325 mA Negative Output
- Any 78M Voltage Can be Used +5, +6, +8, +12, +15, +20, +24

DESIGN CONSIDERATIONS

- $V_{IN(-)}$ must not exceed -36 V
- $V_{IN(-)}$ must be at least 3 V more negative than $V_{OUT(-)}$

PRECISION ADJUSTABLE VOLTAGE REGULATOR



FEATURES

- Low Temperature Coefficient
—Depends primarily on tempo of reference zener
- Excellent Load and Line Regulation
—current through reference zener is independent of load and line
- Up to 325 mA Output Current

DESIGN CONSIDERATIONS

- $V_{IN} \leq 36$ V $I_{REF} = \frac{V_{OUT} - V_{REF}}{R3}$
- $V_{IN} \geq V_{OUT} + 3$ V $V_{OUT} = V_{REF} \frac{(R1 + R2)}{R2}$

μA767

FM STEREO MULTIPLEX DECODER


FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA767 is a monolithic FM Stereo Multiplex Decoder System constructed on a single silicon chip using the Fairchild Planar* epitaxial process. This integrated circuit demodulates a stereo multiplex signal into the right and left audio channels while inherently suppressing SCA frequency components. Internal provision is made for driving an external stereo mode indicator lamp. The excellent performance, wide supply range and low external parts requirement make the μA767 suitable for all line-operated and automotive FM stereo multiplex applications. For stereo decoding including interstation audio muting and stereo/mode switching, see the μA732 data sheet.


- 45 dB CHANNEL SEPARATION
- 55 dB STORECAST REJECTION WITHOUT SCA FILTERS
- HIGH CURRENT STEREO INDICATOR LAMP DRIVER
- OPERATION WITH 8 V TO 14 V SUPPLIES

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 1)	+15 V
Voltage at Stereo Lamp Driver Terminal	+22 V
Current into Stereo Lamp Driver Terminal (Note 2)	100 mA
Internal Power Dissipation	670 mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature	
Hermetic DIP (Soldering, 60 s)	+300°C
Molded DIP (Soldering, 10 s)	+260°C



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = +12\text{V}$, 200 mV_{RMS} standard stereo multiplex signal applied to input, unless otherwise specified (Note 3). Refer to Test Circuit of Figure 1.





CHARACTERISTICS	MIN	TYP	MAX	UNITS
Supply Current		12	18	mA
Input Resistance	12	20		k Ω
Stereo Separation				
f = 100 Hz		40		dB
f = 1 kHz	30	45		dB
f = 10 kHz	20	40		dB
Channel Balance (Monaural Input)		0.2		dB
Total Harmonic Distortion		0.5	1.0	%
Voltage Gain		1.0		V/V
67 kHz Storecast Rejection (Note 4)		55		dB
19 kHz Pilot Level Required at Input for: Stereo Indicator Lamp on Stereo Indicator Lamp off	4.0	12 8.0	22	mV _{RMS} mV _{RMS}
High Frequency Audio Components in Left and Right Outputs (dB below 1 kHz output)				
19 kHz		30		dB
38 kHz		25		dB

4

NOTES:

- (1) Power supply transients up to 22V are permissible for periods of 15 seconds. However, extended operation at voltages greater than 15V should be avoided as the maximum allowable internal power dissipation for this device may be exceeded.
- (2) Rating applies to steady state current. Maximum permissible surge current during turn-on of the Stereo Indicator Lamp is 500 mA.
- (3) "Standard Stereo Multiplex Signal" here refers to a 200mV RMS (0.56V p-p) composite stereo signal including 10% pilot with L = 1 and R = 1 as described in the FCC Rules on FM Broadcasting.
- (4) Measured with a stereo composite signal consisting of 80% stereo, 10% pilot and 10% SCA as defined in the FCC Rules on FM Broadcasting.

TYPICAL PERFORMANCE CURVES



μA780

CHROMA SUBCARRIER REGENERATOR (PHASE LOCKED LOOP)

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA780 is a monolithic Phase Locked Loop designed for use as a color TV subcarrier regenerator and is constructed using the Fairchild Planar* epitaxial process. This integrated circuit, which uses an automatic phase control (APC) loop, accepts the composite NTSC color video signal, extracts the color subcarrier reference and generates a CW signal suitable for use as a chroma demodulation reference. Other features include control of the CW phase (tint) by a dc voltage, blanking of the CW output during burst time and synchronous generation of an automatic color control (ACC) voltage.


The μA780 in combination with the μA781 Chroma IF Amplifier and the μA746 Chroma Demodulator forms a complete low cost, high quality chroma processing system for color TV receivers. The μA780 is also useful as a communications phase locked loop system to select, amplify and demodulate AM, FM, FSK and SSB signals.

- COMPLETE COLOR TV SUBCARRIER REGENERATOR
- AUTOMATIC PHASE CONTROL LOOP
- DC TINT CONTROL
- SYNCHRONOUS ACC/KILLER DETECTOR
- COLOR BURST GATING AND BLANKING
- INTERNALLY REGULATED SUPPLY

ABSOLUTE MAXIMUM RATINGS

Supply Current	40 mA
Current into Gate Input Terminal	5 mA
Peak-to-Peak Voltage at either APC or ACC Detector Input Terminals	5 V
Internal Power Dissipation	730 mW
Storage Temperature Range	-55° C to +125° C
Operating Temperature Range	0° C to +70° C
Pin Temperature	
Molded DIP (Soldering, 10 seconds)	260° C


CONNECTION DIAGRAM
16-PIN DIP
 (TOP VIEW)
PACKAGE OUTLINE 9B
PACKAGE CODE P



ORDER INFORMATION

TYPE	PART NO.
μA780C	μA780PC

BLOCK DIAGRAM



*Planar is a patented Fairchild process.

FAIRCHILD • μ A780

μ A780C

DC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, Gate "ON", Test Circuit 1 unless otherwise specified










CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current			26		mA
Voltage at Supply Terminal		11.3	12.0	12.6	V
Supply Regulation (ΔV_{10})	$V_+ = 22\text{ V}$ to $V_+ = 27\text{ V}$		40	200	mV
Total Current into Oscillator Output Terminals	Gate "OFF", 50 k Ω resistor connected between Pin 10 and Pin 6, Pin 2 shorted to Pin 3	4.2	5.8	7.6	mA
Current into Either APC Detector Output Terminal	12 k Ω resistor connected between Pin 6 and Ground		12	40	μ A
Offset Voltage between ACC Detector Output Terminals ($V_{15} - V_{16}$)	50 k Ω resistor connected between Pin 10 and Pin 6	-330	-70	+330	mV
Offset Voltage between APC Detector Output Terminals ($V_{11} - V_{12}$)	50 k Ω resistor connected between Pin 10 and Pin 6	-375	-50	+375	mV
Offset Voltage between Oscillator Control Terminals ($V_7 - V_8$)	12 k Ω resistor connected between Pin 6 and Ground, $V_{11} = V_{12} = 9.5\text{ V}$	-330	-20	+330	mV
Offset Voltage between Oscillator Output Terminals ($V_2 - V_3$)	Gate "OFF"	-200	+300	+800	mV
Voltage at Oscillator Feedback Terminal			2.8		V
Voltage at ACC Detector Input Terminal		6.0	6.5	7.0	V
Voltage at APC Detector Input Terminal		6.0	6.5	7.0	V
Voltage at Tint Control Terminal			200	300	mV
Voltage at Tint Control Terminal	Gate "OFF"	7.3	7.6	8.2	V
Internal Power Dissipation			310	400	mW

μ A780C


AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, peak-to-peak burst level at APC Detector Input Terminal = 200 mV, Standard, NTSC Signal $f_o = 3.579545\text{ MHz}$, Test Circuit 2 unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Pull-in Range	$f_{\text{free run}} > f_o$		400		Hz
	$f_{\text{free run}} < f_o$		-400		Hz
Oscillator Static Phase Error	$f_{\text{free run}} = f_o + 120\text{ Hz}$		+2.2		Degree
	$f_{\text{free run}} = f_o - 120\text{ Hz}$		-2.2		Degree
Oscillator Control Sensitivity			12		Hz/mV
Input Resistance at Oscillator Feedback Terminal			2.2		k Ω
Input Capacitance at Oscillator Feedback Terminal			4.5		pF
Peak-to-Peak Current at Oscillator Output Terminal (Pin 3)	Tint Control Wiper at Ground		6.8		mA
ACC Detector Input Resistance			2.2		k Ω
ACC Detector Input Capacitance			4.5		pF
ACC Detector Sensitivity	100 mV _{p-p} burst level at ACC Detector Input Terminal, Oscillator Locked		+2.2		mVdc/mV _{p-p}
APC Detector Input Resistance			2.2		k Ω
APC Detector Input Capacitance			4.5		pF
APC Detector Sensitivity			5.0		mV/Degree

TYPICAL PERFORMANCE CURVES FOR μ A780C
(Test Circuit 2 unless otherwise specified)




INTEGRATED CIRCUIT COLOR TV CHROMA PROCESSING SYSTEM
(COMPLETE SCHEMATIC)



FAIRCHILD • μ A780

INTEGRATED CIRCUIT COLOR TV CHROMA PROCESSING SYSTEM
(BLOCK DIAGRAM)



μA781

GAIN CONTROLLED CHROMA AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA781 is a monolithic Gain Controlled IF Amplifier for color TV constructed using the Fairchild Planar* epitaxial process. The first section is a gain controlled chroma signal amplifier whose output is used to drive a subcarrier regenerator circuit. The gain of the second section is controlled by means of an external dc voltage to set chroma level. In addition, the second stage may be gated off to provide "color killing" action in the absence of a color signal with the trip point of the gate adjusted externally.


The μA781 in combination with the μA780 Phase Locked Loop Subcarrier Regenerator and the μA746 Chroma Demodulator forms a complete low cost, high quality chroma processing system for color TV receivers.

- COMPLETE COLOR TV CHROMA IF AMPLIFIER
- 10 MHz BANDWIDTH
- AUTOMATIC COLOR CONTROL (ACC) AMPLIFIER
- DC CHROMA LEVEL CONTROL
- ADJUSTABLE COLOR KILLER
- OUTPUT SHORT CIRCUIT PROTECTION

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	30 V
Internal Power Dissipation	670 mW
Storage Temperature Range	-55°C to +125°C
Operating Temperature Range	0°C to +70°C
Pin Temperature	
Molded DIP (Soldering, 10 s)	260°C
Output Short Circuit Duration	30 s

CONNECTION DIAGRAM
14-PIN DIP
 (TOP VIEW)
 PACKAGE OUTLINES 9A
 PACKAGE CODES P



ORDER INFORMATION
TYPE **PART NO.**
 μA781C μA781PC

BLOCK DIAGRAM



*Planar is a patented Fairchild process.

FAIRCHILD • μ A781

μ A781C

ELECTRICAL CHARACTERISTICS (Note 1)


CHARACTERISTICS	CONDITION	MIN	TYP	MAX	UNITS
Supply Current	$R_{L6} = R_{L9} = 1 \text{ M}\Omega$ (Note 1)	8.0 17	13 24	18 31	mA mA
Internal Power Dissipation			400	550	mW
Short Circuit Load Current, Chroma Output 1	$R_{L6} = 0 \Omega$	20	42		mA
Short Circuit Load Current, Chroma Output 2	$R_{L9} = 0 \Omega$	20	36		mA
DC Voltage at Chroma Output 1 Terminal		15.5	17.5	20	V
DC Voltage at Chroma Output 2 Terminal		17.5	18	18.5	V
Gain, ACC Amplifier Stage		14	17	19	dB
Output Voltage Sensitivity of ACC Amplifier to ACC Control Voltage	$V_{ACC} = V_1 - V_{14} = 0 \text{ mV to } V_1 - V_{14} = -75 \text{ mV}$	11	14	16	$\text{mV}_{p-p}/\text{mV}_{dc}$
Maximum Gain, Chroma Level Amplifier Stage		12	15.8	17	dB
DC Voltage at Chroma Level Control Terminal for 90% Maximum Output Level, Chroma Level Amplifier Stage	Chroma Level Control Set for 90% Maximum Output	3.0	5.0	5.5	V
DC Voltage at Chroma Level Control Terminal for 10% Maximum Output Level, Chroma Level Amplifier Stage	Chroma Level Control Wiper set for 10% of Maximum Output	17	19.5	22	V
Killer "ON" Threshold (Pin 13)			16.6	17	V
Killer "OFF" Threshold (Pin 13)		16	16.3		V
DC Voltage at Decouple Terminal, Pin 11		15	15.5	16	V
DC Voltage at Decouple Terminal, Pin 12		14.5	15.3	16	V
DC Voltage at Gain Preselect Terminal		0.7	1.0	1.2	V
DC Voltage at Chroma Input 1 Terminal			1.7		V
DC Voltage at Chroma Input 2 Terminal			1.4		V
Gain Change with Temperature, Chroma Level Amplifier Stage	$T_A = 25^\circ\text{C to } T_A = 70^\circ\text{C}$ Adjust Input Level at Chroma Input 2 for Output Level = 1.0 V RMS at Maximum Gain. Set Chroma Level Control Wiper for Output Level = 100 mV RMS		0.7		dB
Chroma Input 1 Resistance			2.4		$\text{k}\Omega$
Chroma Input 1 Capacitance			6.2		pF
Chroma Input 2 Resistance			2.4		$\text{k}\Omega$
Chroma Input 2 Capacitance			4.2		pF

NOTE (1)


$T_A = 25^\circ\text{C}$, $V^+ = 24 \text{ V}$, $R_{L6} = 3.3 \text{ k}\Omega$, $R_{L9} = 2.7 \text{ k}\Omega$, Chroma Level Control Wiper at Ground, Voltage at ACC Input Terminals = 10 V, zero Differential Voltage between ACC Input Terminals, $f = 3.58 \text{ MHz}$, Peak-to-Peak Input at Chroma Input 1 = 200 mV, Peak-to-Peak Input at Chroma Input 2 = 400 mV, unless otherwise specified. Refer to Test Circuit 1.

TYPICAL PERFORMANCE CURVES FOR $\mu A781C$


SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




ACC AMPLIFIER GAIN AS A FUNCTION OF DIFFERENTIAL DC VOLTAGE AT ACC INPUT TERMINALS




CHROMA LEVEL AMPLIFIER GAIN AS A FUNCTION OF DC VOLTAGE AT CHROMA LEVEL CONTROL TERMINAL



TEST CIRCUIT




EQUIVALENT CIRCUIT



INTEGRATED CIRCUIT COLOR TV CHROMA PROCESSING SYSTEM

BLOCK DIAGRAM



4

ELECTRICAL CHARACTERISTICS: Refer to the test circuit: $T_A = 25^\circ\text{C}$


CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Output Voltage (Pin 12)	$V_+ = 24.0\text{ V}$	11.2	12.0	12.8	V
Quiescent Drain Current (Pin 1)			20.0	30.0	mA
Bias Current (Pin 8)				0.4	μ A
Power Output	THD = 10% $f = 1.0\text{ kHz}$	8.0			
	$V_+ = 24.0\text{ V}, R_L = 16\ \Omega$		5.0	W	
	$V_+ = 24.0\text{ V}, R_L = 8\ \Omega$		9.0	W	
	$V_+ = 14.4\text{ V}, R_L = 4\ \Omega$		5.2	W	
	$V_+ = 6.0\text{ V}, R_L = 4\ \Omega$	0.9	W		
Input Sensitivity	$P_{OUT} = 9\text{ W}, V_+ = 24.0\text{ V}$ $R_L = 8.0\ \Omega, f = 1.0\text{ kHz}$ $R_f = 56\ \Omega$ $R_f = 22\ \Omega$		147.0 60.0	200.0	mV mV
Input Resistance (Pin 8)			5.0		M Ω
Frequency Response (-3.0 dB)	$V_+ = 24.0\text{ V}, R_L = 8.0\ \Omega$ $C_3 = 820\text{ pF}$ $C_3 = 1500\text{ pF}$		20-30000 20-20000		Hz Hz
Total Harmonic Distortion	$P_{OUT} = 50\text{ mW to } 5\text{ W},$ $V_+ = 24.0\text{ V}$ $R_L = 8.0\ \Omega, f = 1.0\text{ kHz}$		0.3		%
Voltage Gain (Open Loop)	$V_+ = 24.0\text{ V}, R_L = 8.0\ \Omega, f = 1.0\text{ kHz}$		70.0		dB
Voltage Gain (Closed Loop)	$V_+ = 24.0\text{ V}, R_L = 8.0\ \Omega, f = 1.0\text{ kHz}$	34.0	36.0	40.0	dB
Input Noise Voltage	$V_+ = 24.0\text{ V}, R_g = 0,$ BW (-3.0 dB) = 20 Hz to 20,000 Hz		3.0		μ V
Input Noise Current	$V_+ = 24.0\text{ V},$ BW (-3.0 dB) = 20 Hz to 20,000 Hz		0.15		nA
Efficiency	$P_{OUT} = 9\text{ W}, V_+ = 24.0\text{ V},$ $R_L = 8.0\ \Omega, f = 1.0\text{ kHz}$		70.0		%
Supply Voltage Rejection	$V_+ = 24.0\text{ V}, R_L = 8.0\ \Omega$ $f_{\text{ripple}} = 100\text{ Hz}$		45.0		dB

THERMAL DATA

θ_{JC}	Thermal Resistance Junction to Case (tab)	MAX	μ A783P3 12° C/W	μ A783P4 10° C/W
θ_{JA}	Thermal Resistance Junction to Ambient	MAX	70° C/W**	80° C/W

**Obtained with tabs soldered to print circuit with minimized copper area.


TEST AND APPLICATION CIRCUIT



*C3 and C7 See Figure 3

Figure 1

TYPICAL CIRCUIT WITH LOAD CONNECTED TO THE SUPPLY VOLTAGE



*C3 and C7 See Figure 3

Figure 2

TYPICAL VALUE OF C3 AS A FUNCTION OF R_f FOR VARIOUS VALUES OF BANDWIDTH




Figure 3

POWER OUTPUT AS A FUNCTION OF SUPPLY VOLTAGE




Figure 4

MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE (SINE WAVE OPERATION)




Figure 5

TOTAL HARMONIC DISTORTION AS A FUNCTION OF POWER OUTPUT




Figure 6

TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




Figure 7

INPUT VOLTAGE AND VOLTAGE GAIN (CLOSED LOOP) AS A FUNCTION OF FEEDBACK RESISTANCE




Figure 8

POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT




Figure 9

OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




Figure 10

QUIESCENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




Figure 11

SUPPLY VOLTAGE REJECTION AS A FUNCTION OF FEEDBACK RESISTANCE




Figure 12

SUPPLY VOLTAGE REJECTION AS A FUNCTION OF FEEDBACK RESISTANCE IN CIRCUIT OF FIGURE 2




Figure 13

MOUNTING INSTRUCTIONS

The thermal power dissipated in the circuit may be removed by connecting the tabs to an external heat sink ($\mu A783P4C$, Figure 14) or by soldering them to an area of copper on the printed circuit. ($\mu A783P3C$, Figure 15). During soldering, the tabs temperature must not exceed 230°C and the soldering time must not be longer than 12 seconds. Figures 16a and 16b show two ways that can be used for mounting the device.

MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE ($\mu A783P4C$)




Figure 14

MAXIMUM POWER DISSIPATION AND TOTAL THERMAL RESISTANCE AS A FUNCTION OF COPPER AREA OF PC BOARD ($\mu A783P3C$)




Figure 15




Figure 16a shows a method of mounting the μ A783P3C that is satisfactory both from the point of view of heat dissipation and from mechanical considerations. For the μ A783P4C, the desired thermal resistance is obtained attaching the hardware shown in Figure 16b, to a bracket with proper dimensions. This bracket can also act as a support for the whole printed circuit board.




FIGURE 16a




Figure 16b

THERMAL SHUTDOWN

The on chip design of the thermal limiting circuit offers the following advantages:

1. An overload on the output (even if permanent) or an above-limit ambient temperature can be easily handled.
2. The heat sink can have a smaller factor of safety compared with that of a conventional circuit. In case of too high a junction temperature, power output, power dissipation and the supply current decrease (Figure 17) thus protecting the device.




Figure 17


DC ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, S1 and S2 normally open, Test Circuit 1, unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current			26	36	mA
Zener Reference		11.1	11.9	12.7	V
Chroma Input			2.1		V
APC Filter			8.0		V
Decouple Bypass			7.5		V
Oscillator			8.0		V
Oscillator Feedback			2.0		V
Oscillator Output			7.6		V
Burst Gate Input	S2 Closed		1.7		V
ACC Filter			8.0		V
Chroma Level Detector			0.54		V
Chroma Output	S1, S2 Closed		6.2		V


AC CHARACTERISTICS: $V_{I2} = 11.2\text{ V}$, S3 normally open, Test Circuit 2, unless otherwise specified.

Oscillator Output	$V_{IN} = 0$	0.6	1.1	1.8	V_{p-p}
Chroma Output	$V_{IN} = 0.5 V_{p-p}$	1.5	2.5	4.0	V_{p-p}
Oscillator Pull In Range	$V_{IN} = 0.5 V_{p-p}$	200	400		Hz
Chroma Output	S3 Closed		450		mV_{p-p}
Chroma Input Level for Color Killer Threshold		5.0	20	50	mV_{p-p}


DYNAMIC AND STATIC PHASE ERROR AS A FUNCTION OF FREQUENCY OFFSET




CHROMA OUTPUT AS A FUNCTION OF CHROMA BURST MODULATION RATIO



CHROMA OUTPUT AS A FUNCTION OF CHROMA INPUT




CHROMA OUTPUT AS A FUNCTION OF DC COLOR LEVEL CONTROL VOLTAGE



ACC — Output controlled by ACC only
 ACL - 1 — Output partially controlled by ACL
 ACL - 2 — Output fully controlled by ACL

EQUIVALENT CIRCUIT



μA788

TV CHROMA DEMODULATOR AND DC TINT CONTROL

FAIRCHILD LINEAR INTEGRATED CIRCUIT



GENERAL DESCRIPTION — The μA788 is a monolithic chroma demodulator with a dc tint control. It is constructed using the Fairchild Planar* epitaxial process. The device adds the luminance and color difference signals and provides direct coupled color signals to the video output drivers. The tint control section of the IC has a constant amplitude output with dc phase control.

The μA788 will interface with several chroma processing systems, e.g., 3066 or μA780/μA781, but is intended to complement the μA787 chroma processing IC to form a 2-chip chroma system with optimum performance.


- 10 V PEAK-TO-PEAK BLUE OUTPUT
- INTERNAL SUBCARRIER FILTERING
- COLOR DIFFERENCE OR RGB SIGNALS AT THE OUTPUT
- LUMINANCE SIGNAL INPUT
- HORIZONTAL RETRACE BLANKING PULSE INPUT
- DC TINT CONTROL
- TINT RANGE ADJUSTABLE TO 150°

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V+)	28 V
Power Dissipation	730 mW
Operating Temperature Range	0° C to 70° C
Storage Temperature Range	-55° C to +125° C
Pin Temperature Molded DIP (soldering, 10 s)	260° C
Luminance Input Voltage	Supply Voltage (V+)
Minimum Tint Control Reference Load Resistance (Pin 8)	8.0 kΩ
Minimum Output Load Resistance (Pins 9, 13, 14, 15)	3.0 kΩ
Peak-to-Peak Reference Voltage (Pins 10, 11)	5.0 V
Peak-to-Peak Chroma Voltage (Pins 2, 3, 4)	5.0 V
Blanking Input Voltage	-3.0 V to +7.0 V



EQUIVALENT CIRCUIT



ALL RESISTOR VALUES ARE IN OHMS AND ALL CAPACITOR VALUES ARE IN PICO FARADS.

FAIRCHILD • μ A788







DC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 24\text{ V}$, Test Circuit 1, unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
DC Bias Voltages					
Blanking Input (V1)	S1 Closed		1.2		V
Common Chroma Input (V2)			3.0		V
B-Y, R-Y Chroma Input (V3, V4)			3.0		V
3.58 MHz Tint Input (V6)			3.0		V
DC Tint Phase Control Input (V7)			5.6		V
Tint Phase Control Reference (V8)			11.2		V
3.58 MHz Tint Output (V9)			16		V
R-Y, B-Y Reference Input (V10, V11)			5.6		V
Demodulator Output (V13, V14, V15)		13	14.5	16	V
Luminance Input (V16)			23.8		V
Supply Current					
Blanking Input Current (I1)	$V_1 = 5.0\text{ V}$		4.5		mA
Luminance Input Resistance (Pin 16)			100		k Ω
Chroma Input Resistance (Pins 2, 3, 4)			2.0		k Ω
Chroma Input Capacitance (Pins 2, 3, 4)			5.0		pF
Reference Input Resistance (Pins 10, 11)			2.0		k Ω
Reference Input Capacitance (Pins 10, 11)			6.0		pF
3.58 MHz Tint Amp Input Resistance (Pin 6)			2.0		k Ω
3.58 MHz Tint Amp Input Capacitance (Pin 6)			3.0		pF
3.58 MHz Tint Amp Output Resistance (Pin 9)			200		Ω
Demodulator Output Temperature Coefficient (V13, V14, V15)			-3.0		mV/ $^\circ\text{C}$


AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 24\text{ V}$, Test Circuit 2, unless otherwise specified.

Tint Amp Output Voltage (V9)		1.0	2.0		V_{p-p}
Maximum Available Tint Range			150		Degrees
Blue Output Voltage	Chroma Input $V_3 = V_4 = 0.7 V_{p-p}$	6.0	8.0		V_{p-p}
B-Y Demodulator Conversion Gain	Blue Output $V_{15} = 5.0 V_{p-p}$	10	16		V/V
Demodulator Output Gain Relative to B-Y Output (V15)	B-Y Output (V15) Normalized to 1.0				
R-Y Output (V13)		0.65	0.76	0.84	
G-Y Output (V14)		0.15	0.20	0.25	
Demodulator Output Phase Angle Relative to B-Y Output	B-Y Output Phase Normalized to 0°				
R-Y Output (V13)		101	106	111	Degrees
G-Y Output (V14)		248	256	264	Degrees
Differential Voltage Between Any Two Demodulator Outputs (V13, V14, V15)	Chroma Input = 0		0.3		V
Demodulator ac Unbalance Voltage (V13, V14, V15)	Chroma Input = 0		0.2		V_{p-p}
Gain From Luminance Input (Lead 16) to Demodulator Outputs	S2 Closed $f = 1.0\text{ kHz}$ $f = 5.0\text{ MHz}$		0.95		V/V
			0.5		V/V

TYPICAL PERFORMANCE CURVES



TYPICAL APPLICATION



μA796

DOUBLE-BALANCED MODULATOR/DEMODULATOR

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μA796 is a monolithic Double-Balanced Modulator/Demodulator using the Fairchild Planar* epitaxial process. This circuit produces an output voltage which is the product of an input voltage (signal) and a switching function (carrier). Communications applications include modulation and demodulation of AM, SSB, DSB, FSK, FM and phase encoded signals. Signal conditioning techniques possible include frequency doubling and halving, linear mixing and chopping, with additional uses as phase detectors in phase locked loops and as differentiators in NRZ and phase encoded digital tape and disk memories.

- EXCELLENT CARRIER SUPPRESSION
- LOW OFFSETS AND DRIFT
- FULLY BALANCED INPUTS AND OUTPUT
- USEFUL TO 100 MHz
- WIDE RANGE OF APPLICATION


ABSOLUTE MAXIMUM RATINGS

Internal Power Dissipation (Note 1)	500 mW
Applied Voltage (Note 2)	30 V
Differential Input Signal ($V_7 - V_8$)	± 5.0 V
Differential Input Signal ($V_4 - V_1$)	$\pm (5 + I_5 R_{\theta})$ V
Input Signal ($V_2 - V_1, V_3 - V_4$)	5.0 V
Bias Current (I_5)	12 mA
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range (μA796)	-55°C to $+125^\circ\text{C}$
Operating Temperature Range (μA796C)	0°C to $+70^\circ\text{C}$
Pin Temperature (Soldering, 10 s)	300°C

CONNECTION DIAGRAMS

10-PIN METAL CAN (TOP VIEW)

PACKAGE OUTLINE 5Q
PACKAGE CODE H




ORDER INFORMATION

TYPE	PART NO.
μA796	μA796HM
μA796C	μA796HC

14-PIN DIP (TOP VIEW)


PACKAGE OUTLINE 9A
PACKAGE CODE P



ORDER INFORMATION

TYPE	PART NO.
μA796C	μA796PC

EQUIVALENT CIRCUIT



FAIRCHILD • μ A796

μ A796

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, Figure 1 unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Carrier Feedthrough	$V_C = 60\text{ mV (rms) sine wave}$ $f_C = 1.0\text{ kHz, offset adjusted}$		40		$\mu\text{V (rms)}$
	$V_C = 60\text{ mV (rms) sine wave}$ $f_C = 10\text{ MHz, offset adjusted}$		140		$\mu\text{V (rms)}$
	$V_C = 300\text{ mV}_{pp}\text{ square wave}$ $f_C = 1.0\text{ kHz, offset adjusted}$ $V_C = 300\text{ mV}_{pp}\text{ square wave}$ $f_C = 1.0\text{ kHz, offset not adjusted}$		0.04 20	0.2 100	mV (rms) mV (rms)
Carrier Suppression	$f_S = 10\text{ kHz, } 300\text{ mV (rms)}$ $f_C = 500\text{ kHz, } 60\text{ mV (rms) sine wave}$ offset adjusted	50	65		dB
	$f_S = 10\text{ kHz, } 300\text{ mV (rms)}$ $f_C = 10\text{ MHz, } 60\text{ mV (rms) sine wave}$ offset adjusted		50		dB
Transadmittance Bandwidth	$R_L = 50\Omega$ Carrier Input Port, $V_C = 60\text{ mV (rms) sine wave}$ $f_S = 1.0\text{ kHz, } 300\text{ mV (rms) sine wave}$		300		MHz
	Signal Input Port, $V_S = 300\text{ mV (rms) sine wave}$ $V_7 - V_8 = 0.5\text{ V dc}$		80		MHz
Voltage Gain, Signal Channel	$V_S = 100\text{ mV (rms), } f = 1.0\text{ kHz}$ $V_7 - V_8 = 0.5\text{ V dc}$	2.5	3.5		V/V
Input Resistance, Signal Port	$f = 5.0\text{ MHz}$ $V_7 - V_8 = 0.5\text{ V dc}$		200		$\text{k}\Omega$
Input Capacitance, Signal Port	$f = 5.0\text{ MHz}$ $V_7 - V_8 = 0.5\text{ V dc}$		2.0		pF
Single Ended Output Resistance	$f = 10\text{ MHz}$		40		$\text{k}\Omega$
Single Ended Output Capacitance	$f = 10\text{ MHz}$		5.0		pF
Input Bias Current	$(I_1 + I_4)/2$		12	25	μA
Input Bias Current	$(I_7 + I_8)/2$		12	25	μA
Input Offset Current	$(I_1 - I_4)$		0.7	5.0	μA
Input Offset Current	$(I_7 - I_8)$		0.7	5.0	μA
Average Temperature Coefficient of Input Offset Current	$(-55^\circ\text{C} < T_A < +125^\circ\text{C})$		2.0		$\text{nA}/^\circ\text{C}$
Output Offset Current	$(I_6 - I_9)$		14	50	μA
Average Temperature Coefficient of Output Offset Current	$(-55^\circ\text{C} < T_A < +125^\circ\text{C})$		90		$\text{nA}/^\circ\text{C}$
Signal Port Common Mode Input Voltage Range	$f_S = 1.0\text{ kHz}$		5.0		V_{p-p}
Signal Port Common Mode Rejection Ratio	$V_7 - V_8 = 0.5\text{ V dc}$		-85		dB
Common Mode Quiescent Output Voltage			8.0		Vdc
Differential Output Swing Capability			8.0		V_{p-p}
Positive Supply Current	$(I_6 + I_9)$		2.0	3.0	mA
Negative Supply Current	(I_{10})		3.0	4.0	mA
Power Dissipation			33		mW

NOTES:

- Rating applies to ambient temperature up to 70°C . Above 70°C ambient derate linearly at $6.3\text{ mW}/^\circ\text{C}$.
- Voltage applied between 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5, 3-5.

FAIRCHILD • μ A796

μ A796C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, Figure 1 unless otherwise specified


CHARACTERISTICS	CONDITIONS (Pin designations apply to metal can package only)	MIN	TYP	MAX	UNITS
Carrier Feedthrough	$V_C = 60\text{ mV (rms) sine wave}$ $f_C = 1.0\text{ kHz, offset adjusted}$		40		$\mu\text{V rms}$
	$V_C = 60\text{ mV (rms) sine wave}$ $f_C = 10\text{ MHz, offset adjusted}$		140		$\mu\text{V rms}$
	$V_C = 300\text{ mV}_{pp}\text{ square wave}$ $f_C = 1.0\text{ kHz, offset adjusted}$		0.04	0.2	mV rms
	$V_C = 300\text{ mV}_{pp}\text{ square wave}$ $f_C = 1.0\text{ kHz, offset not adjusted}$		20	150	mV rms
Carrier Suppression	$f_S = 10\text{ kHz, } 300\text{ mV (rms)}$ $f_C = 500\text{ kHz, } 60\text{ mV (rms) sine wave}$ offset adjusted	50	65		dB
	$f_S = 10\text{ kHz, } 300\text{ mV (rms)}$ $f_C = 10\text{ MHz, } 60\text{ mV (rms) sine wave}$ offset adjusted		50		dB
Transadmittance Bandwidth	$R_L = 50\Omega$ Carrier Input Port, $V_C = 60\text{ mV (rms) sine wave}$ $f_S = 1.0\text{ kHz, } 300\text{ mV (rms) sine wave}$		300		MHz
	Signal Input Port, $V_S = 300\text{ mV (rms) sine wave}$ $V_7 - V_8 = 0.5\text{ V dc}$		80		MHz
Voltage Gain, Signal Channel	$V_S = 100\text{ mV (rms), } f = 1.0\text{ kHz}$ $V_7 - V_8 = 0.5\text{ V dc}$	2.5	3.5		V/V
Input Resistance, Signal Port	$f = 5.0\text{ MHz}$ $V_7 - V_8 = 0.5\text{ V dc}$		200		k Ω
Input Capacitance, Signal Port	$f = 5.0\text{ MHz}$ $V_7 - V_8 = 0.5\text{ V dc}$		2.0		pF
Single Ended Output Resistance	$f = 10\text{ MHz}$		40		k Ω
Single Ended Output Capacitance	$f = 10\text{ MHz}$		5.0		pF
Input Bias Current	$(I_1 + I_4)/2$		12	30	μA
	$(I_7 + I_8)/2$		12	30	μA
Input Offset Current	$(I_1 - I_4)$		0.7	5.0	μA
	$(I_7 - I_8)$		0.7	5.0	μA
Average Temperature Coefficient of Input Offset Current	$0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$		2.0		nA/ $^\circ\text{C}$
Output Offset Current	$(I_6 - I_9)$		14	60	μA
Average Temperature Coefficient of Output Offset Current	$0^\circ\text{C} < T_A < +70^\circ\text{C}$		90		nA/ $^\circ\text{C}$
Signal Port Common Mode Input Voltage Range	$f_S = 1.0\text{ kHz}$		5.0		V_{p-p}
Signal Port Common Mode Rejection Ratio	$V_7 - V_8 = 0.5\text{ V dc}$		-85		dB
Common Mode Quiescent Output Voltage			8.0		Vdc
Differential Output Swing Capability			8.0		V_{p-p}
Positive Supply Current	$(I_6 + I_9)$		2.0	3.0	mA
Negative Supply Current	(I_{10})		3.0	4.0	mA
Power Dissipation			33		mW

NOTES


1. Rating applies to ambient temperatures up to 70°C .
2. Voltage applied between pins 6-7, 8-1, 9-7, 7-4, 7-1, 8-4, 6-8, 2-5, 3-5.

TYPICAL PERFORMANCE CURVES FOR μ A796


CARRIER SUPPRESSION AS A FUNCTION OF CARRIER INPUT LEVEL




CARRIER SUPPRESSION AS A FUNCTION OF FREQUENCY




CARRIER FEEDTHROUGH AS A FUNCTION OF FREQUENCY




SIGNAL-PORT FREQUENCY RESPONSE



SIDEBAND OUTPUT AS A FUNCTION OF CARRIER LEVELS




SIDEBAND AND SIGNAL PORT TRANSADMITTANCES AS A FUNCTION OF FREQUENCY



TYPICAL APPLICATIONS


TYPICAL MODULATOR CIRCUIT



Note: S_1 is closed for "adjusted" measurements.

Fig. 1


PRODUCT DETECTOR



This figure shows the μ A796 used as a single sideband (SSB) suppressed carrier demodulator (product detector). The carrier signal is applied to the carrier input port with sufficient amplitude for switching operation. A carrier input level of 300 mV(rms) is optimum. The composite SSB signal is applied to the signal input port with an amplitude of 5.0 to 500 mV(rms). All output signal components except the desired demodulated audio are filtered out, so that an offset adjustment is not required. This circuit may also be used as an AM detector by applying composite and carrier signals in the same manner as described for product detector operation.

Fig. 2

FREQUENCY DOUBLER



The frequency doubler circuit shown will double low-level signals with low distortion. The value of C should be chosen for low reactance at the operating frequency.

Signal level at the carrier input must be less than 25 mV peak to maintain operation in the linear region of the switching differential amplifier. Levels to 50 mV peak may be used with some distortion of the output waveform. If a larger input signal is available a resistive divider may be used at the carrier input, with full signal applied to the signal input.

Fig. 3

μA1310

PHASE LOCKED LOOP FM STEREO MULTIPLEX DECODER FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The μA1310 is a monolithic FM Stereo Multiplex Decoder System constructed on a single silicon chip using the Fairchild Planar* epitaxial process. This integrated circuit decodes an FM stereo multiplex signal into right and left audio channels, while inherently suppressing SCA information when it is contained in the composite input signal.

The μA1310 operates over a wide supply voltage range and uses a low number of external components. It has only one control to adjust: a potentiometer to set oscillator frequency. No external coils are required.


- **LOW DISTORTION (THD)** – 0.3% TYP
- **EXCELLENT SCA REJECTION** – 75 dB TYP
- **HIGH CHANNEL SEPARATION** – 40 dB
- **WIDE SUPPLY VOLTAGE RANGE** – 8 TO 14 V DC
- **SINGLE ADJUSTMENT FOR COMPLETE ALIGNMENT**
- **LOW EXTERNAL COMPONENT COUNT – NO COILS**
- **AUTOMATIC STEREO/MONAUROAL SWITCHING**
- **STEREO INDICATOR LAMP DRIVER WITH CURRENT LIMITING**

ABSOLUTE MAXIMUM RATINGS: $T_A = 25^\circ\text{C}$ unless otherwise noted

Power Supply Voltage	14 V
Lamp Current	75 mA
Power Dissipation (Package Limitation)	625 mW
Derate above $T_A = 25^\circ\text{C}$	5.0 mW/ $^\circ\text{C}$
Operating Temperature	-40°C to $+85^\circ\text{C}$
Storage Temperature	-65°C to $+150^\circ\text{C}$
Pin Temperature (Soldering, 10 s)	260 $^\circ\text{C}$

CONNECTION DIAGRAM 14-PIN DIP (TOP VIEW)


PACKAGE OUTLINE 9A
PACKAGE CODE P



ORDER INFORMATION

TYPE	PART NO.
μA1310	μA1310PC

BLOCK DIAGRAM



*Planar is a patented Fairchild process.

ELECTRICAL CHARACTERISTICS: $V_+ = 12$ V, $T_A = 25^\circ\text{C}$, 560 mV(RMS) (28 V_{p-p}) standard multiplex composite signal with L or R channel only modulated at 1.0 kHz and with 100 mV(RMS) pilot level (10%) using circuit of Figure 1, unless otherwise noted.

CHARACTERISTICS	MIN	TYP	MAX	UNITS
Maximum Standard Composite Input Signal (0.5% THD)	2.8			$V_{(p-p)}$
Maximum Monaural Input Signal (1.0% THD)	2.8			$V_{(p-p)}$
Input Impedance	20	50		k Ω
Stereo Channel Separation	30	40		dB
Audio Output Voltage (desired channel)		485		mV(RMS)
Monaural Channel Balance (pilot tone OFF)			1.5	dB
Total Harmonic Distortion		0.3		%
Ultrasonic Frequency Rejection (19 kHz)		34.4		dB
(38 kHz)		45		dB
Inherent SCA Rejection ($f = 67$ kHz; 9.0 kHz beat note measured with 1.0 kHz modulation OFF)		75		dB
Stereo Switch Level (19 kHz input level for lamp ON) (19 kHz input level for lamp OFF)	5.0		20	mV(RMS)
Capture Range (permissible tuning error of internal oscillator, reference circuit values of Fig. 1)		± 3.5		%
Current Drain (lamp OFF)		13		mA

TYPICAL APPLICATION




Fig. 1

μA1391 • μA1394

TV HORIZONTAL PROCESSOR

FAIRCHILD LINEAR INTEGRATED CIRCUITS



GENERAL DESCRIPTION – The μA1391 is an integrated circuit which performs the low level horizontal processing functions in a television receiver. It includes a phase detector, an oscillator and a predriver. The μA1394 is electrically similar to the μA1391, except that it accepts a negative flyback input.

The device is constructed on a single silicon chip using the Fairchild Planar* epitaxial process.

- INTERNAL SHUNT REGULATOR
- PRESET HOLD CONTROL CAPABILITY
- ±300 Hz TYPICAL PULL-IN
- LINEAR BALANCED PHASE DETECTOR
- VARIABLE OUTPUT DUTY CYCLE FOR DRIVING A TUBE OR TRANSISTOR OUTPUT STAGE
- LOW THERMAL FREQUENCY DRIFT
- SMALL STATIC PHASE ERROR
- ADJUSTABLE DC LOOP GAIN

ABSOLUTE MAXIMUM RATINGS: $T_A = 25^\circ\text{C}$ unless otherwise noted.

Supply Current	40 mA
Output Voltage	40 V
Output Current	30 mA
Sync Input Voltage (Pin 3)	5.0 V _{p-p}
Flyback Input Voltage (Pin 4)	5.0 V _{p-p}
Power Dissipation (Package Limitation)	
Plastic Package	625 mW
Derate above $T_A = 25^\circ\text{C}$	5.0 mW/ $^\circ\text{C}$
Operating Temperature Range (Ambient)	0 $^\circ\text{C}$ to +75 $^\circ\text{C}$
Storage Temperature Range	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$




*Planar is a patented Fairchild process.

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, unless otherwise noted (See Test Circuit, all switches in Position 1)


CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Regulated Voltage (Pin 6)		8.0	8.6	9.0	V
Supply Current (Pin 6)			20		mA
Collector-Emitter Saturation Voltage (Output Transistor Q1 in Equivalent Circuit)	$I_C = 20 \text{ mA}$, Pin 1		0.15	0.25	V
Voltage (Pin 4)			2.0		V
Oscillator Pull-in Range Adjust R_H in Figure 2			± 300		Hz
Oscillator Hold-in Range Adjust R_H in Figure 2			± 900		μs
Static Phase Error	$\Delta f = 300 \text{ Hz}$		0.5		μs
Free-running Frequency Supply Dependence (S1 in Position 2)			± 3.0		Hz/V
Phase Detector Leakage (Pin 5) (All switches in Position 2)				+1.0	μA
Sync Input Voltage (Pin 3)		2.0		5.0	V_{p-p}
Sawtooth Input Voltage (Pin 4)		1.0		3.0	V_{p-p}

TYPICAL ELECTRICAL CHARACTERISTICS


FREQUENCY AS A FUNCTION OF AMBIENT TEMPERATURE




FREQUENCY DRIFT AS A FUNCTION OF WARM-UP TIME



MARK SPACE RATIO





TEST CIRCUIT

μA1391/μA1394 APPLICATIONS INFORMATION

The μ A1391 and μ A1394 integrated circuits are identical except for the polarity of the sawtooth input signal accepted at Pin 4. The μ A1391 requires a positive ramp sawtooth signal during the horizontal retrace period; the μ A1394 requires a negative ramp.

The following discussion makes no distinction between the μ A1391 and the μ A1394. Reference should be made to the "Typical Application Circuit."

This circuit contains a temperature-compensated shunt regulator which operates over a wide current range to accommodate normal fluctuations from an unregulated power supply. A minimum current of 18 mA into Pin 6 is recommended for good regulation. Allowing for 2 mA of shunt current external to the device, a minimum of 20 mA should be supplied through dropping resistors R_A and R_B :

$$R_A + R_B = \frac{\text{Unregulated Supply (Min)} - 9.0 \text{ V}}{20 \text{ mA}}$$

Resistors R_A and R_B may be combined and capacitor C_A eliminated when operating from a supply having less than 3% ripple.

The duty cycle of the output is controlled by the voltage (V_M) applied to Pin 8. The OFF time (output HIGH) is variable from 6 μ s to 48 μ s by changing V_M from 2.75 V to 4.75 V. (See Mark-Space Ratio Typical Performance Curve.) The source impedance to Pin 8 (parallel resistance of R_D and R_E) should be 1 k Ω for stable operation.

The oscillator free-running frequency is primarily determined by the RC network connected to Pin 7 and is given by the approximate expression:

$$f_o \approx \frac{1}{0.6 R_C C_B}$$

The desired free-running oscillator frequency is 15,734 Hz in conventional receivers or 31,468 Hz for systems which derive vertical sync by counting down from twice horizontal frequency. Either frequency may be obtained by a wide combination of values for R_C and C_B .

Oscillator sensitivity, however, is a direct function of R_C which therefore provides an independent means for adjusting the dc loop gain and thus the static phase accuracy. The expression for dc loop gain is

$$f_c = \mu\beta$$

where f_c is loop gain with units of Hz/radian, μ is phase detector sensitivity which, for the μ A1391/94, has units of A/radian and β is oscillator sensitivity with units, correspondingly, of Hz/A.

The phase detector sensitivity of the μ A1391/94 is:

$$\mu = \frac{I_5(\text{positive}) - I_5(\text{negative})}{6.28 \text{ radians}}$$

Typically, $I_5(\text{positive}) - I_5(\text{negative}) \approx 0.5 \text{ mA}$,

$$\therefore \mu_{\text{typical}} = 0.16 \text{ mA/radian}$$

Neglecting the effects of R_Y and R_4 , oscillator sensitivity of the device is given by:

$$\beta = \frac{f_o R_C}{0.6 V_6}$$

Typically, $V_6 = 8.5 \text{ V}$ and $f_o = 15,734 \text{ Hz}$,

$$\beta_{\text{typical}} = R_C \times 3.1 \text{ Hz/mA}$$

Combining the above expressions for μ and β :

$$f_c \text{ typical} = 0.5 R_C \text{ Hz/radian}$$

where R_C is in ohms.

The static phase error is inversely proportional to dc loop gain and is given by:

$$\theta = \frac{\Delta f}{f_c} \text{ radians}$$

where θ is static phase error in radians and Δf is oscillator tuning error in Hz.

For convenience, static phase error may also be expressed in μs . At $f_o = 15,734$ Hz:

$$t_s = 10.1 \frac{\Delta f}{f_c} \mu s$$

Static phase error, for a given oscillator tuning error, can therefore be chosen by the selection of R_C . Static phase error should only be made small enough to ensure clean burst gating (about $\pm 0.5 \mu s$ for color receivers), since unnecessarily high dc loop gain would have the undesirable effect of making the loop overly sensitive to thermal noise induced horizontal jitter.

Static phasing can be adjusted by adding a small resistor in a series or a large resistor in parallel with the flyback pulse integrating capacitor.

The design of the dynamic characteristics of the loop is less straightforward and involves certain compromises. A loop filter designed for high immunity to impulse noise disturbances will tend to have a response which is too slow for tracking phase changes caused by airplane flutter. Pull-in time and pull-in range will also be adversely affected. A fast responding loop, however, may suffer from excessive ringing following an impulse noise disturbance.

The dynamic characteristics of the loop can be directly affected by the selection of values for R_X , R_Y and C_C once R_C is selected for satisfactory static phase error performance. The values of R_X , R_Y and C_C shown in the Typical Application Circuit represent a reasonable compromise although factors ranging from horizontal APC interaction with the AGC system to designer preferences could modify these values. It should be noted that an increase in the value of R_Y will reduce the hold-in range.

The following simplified equations may be found helpful for optimizing the loop characteristics:

$$f_{\eta\eta} \text{ (noise bandwidth)} = \frac{1 + X^2 \omega_c}{4 \times 1}$$

$$\omega_{\eta} \text{ (natural undamped loop resonant frequency)} = \frac{\omega_c}{(1 + X) T}$$

and

$$K \text{ (Damping coefficient)} = \frac{X^2 T \omega_c}{4}$$

where

$$X = \frac{R_Y}{R_X}$$

$$\omega_c = 2 \pi f_c$$

and

$$T = R_Y C_C$$

Although the $\mu A1391/94$ operates at a relatively low frequency, care should nevertheless be exercised in the layout of associated components to prevent ringing and undesired coupling of signals.




Fig. 1 TYPICAL APPLICATION CIRCUIT

μA2136

FM IF AMPLIFIER/LIMITER/DETECTOR

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION — The 2136 is a monolithic three-stage limiting amplifier and FM detector circuit constructed using the patented Fairchild Planar* epitaxial process. The chip also contains a regulator which reduces parameter variations with temperature and applied supply voltage. The stabilized dc outputs of the regulator and the detector make the device especially suited for AFC applications using varactor diodes. The device is designed as a pin-to-pin substitute for the ULN2136. With minor changes in external components, it also serves as a replacement for the ULN2111 and similar products. In these applications the regulated output terminal (pin 13) is used as the supply terminal.

- **EXCELLENT AM REJECTION — 40 dB TYPICAL AT 10.7 MHz**
- **QUADRATURE DETECTOR EMPLOYING SINGLE TUNED CIRCUIT**
- **ACTIVE CIRCUITRY PERFORMANCE INSENSITIVE TO SUPPLY VARIATIONS**
- **TEMPERATURE STABILIZED VOLTAGE REGULATOR IS SHORT CIRCUIT PROTECTED**

ABSOLUTE MAXIMUM RATINGS


Supply Voltage:	
(Used as μA2136) Supply on Pin 3	+20 V
(Used as μA2111) Supply on Pin 13	+15 V
Input Voltage (Pin 4)	+3.5 V
Power Dissipation (Note 1)	670 mW
Regulator Output Current (Pin 13)	30 mA
Operating Temperature Range	-40° C to +85° C
Storage Temperature Range	-55° C to +125° C
Pin Temperature	
Hermetic DIP (Soldering, 60 seconds)	300° C
Molded DIP (Soldering, 10 seconds)	260° C

CONNECTION DIAGRAM
14-PIN DIP
 (TOP VIEW)
 PACKAGE OUTLINES 9A
 PACKAGE CODES P



ORDER INFORMATION
TYPE **PART NO.**
 μA2136 μA2136PC



BLOCK DIAGRAM




*Planar is a patented Fairchild process.

FAIRCHILD • μ A2136

PC BOARD LAYOUT



TYPICAL APPLICATIONS



μA3064

TV AUTOMATIC FINE-TUNING CIRCUIT

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The 3064 is a monolithic TV Automatic Fine-Tuning Circuit constructed using the Fairchild Planar* epitaxial process. The 3064 combines all of the automatic fine-tuning circuitry, except transformers, in one integrated circuit. Systems with low level IF amplifiers can now achieve tuning accuracies of ± 25 kHz due to the 3064's high sensitivity. Internal voltage regulation improves overall performance and reduces system cost.

- HIGH SENSITIVITY
- 25 kHz MAX. FREQUENCY DEVIATION
- INTERNAL VOLTAGE REGULATOR
- INTERNAL AGC

ABSOLUTE MAXIMUM RATINGS (Note 1)


Supply Voltage
 Internal Power Dissipation (Note 3)
 Detector Differential Voltage ($V_2 - 4$)
 Detector Input Voltage Range (V_2, V_4)
 I.F. Amp Output (V_3)
 Bias Voltage (V_g)
 Storage Temperature Range
 Operating Temperature Range
 Pin Temperature (Soldering, 10 s)

(Note 2)
 700 mW
 =10V
 +5V, -6V
 +20V, 0V
 +2V, 0V
 -65°C to +150°C
 -40°C to +85°C
 260°C

NOTES:


- (1) All voltages referenced to V_- except as noted.
- (2) V_+ terminal may be connected to any positive voltage source through a suitable dropping resistor, provided the dissipation rating is not exceeded.
- (3) Derate linearly at 5.6 mW/°C for ambient temperatures above +25°C.

CONNECTION DIAGRAM
14-PIN DIP
(TOP VIEW)
 PACKAGE OUTLINE 9A
 PACKAGE CODE P



ORDER INFORMATION
TYPE PART NO.
 μA3064 μA3064PC

EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.


FAIRCHILD • μ A3064

ELECTRICAL CHARACTERISTICS: $V_+ = +30V$, $R_S = 1.5 k\Omega$, $T_A = 25^\circ C$, Test Circuit 1, unless otherwise specified


CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Consumption	$T_A = +25^\circ C$	130	140	150	mW
	$T_A = -25^\circ C$		135	150	mW
	$T_A = +85^\circ C$		145	150	mW
Supply Current - I_+	$V_1 = +10.5V$ Test Ckt2	4.0	6.5	9.5	mA
Regulated Supply Voltage - V_+	Test Ckt 2	10.9	11.8	12.8	V
Quiescent Operating Current - I_3		1.0	2.0	4.0	mA
Quiescent Operating Voltages - (V_5, V_8)		5.0	6.9	8.0	V
Output Offset Voltage - (V_5, V_8)		-1.0	0	1.0	V
Input Admittance - Y_{11}	$f = 45.75$ MHz		$0.41 + j 1.0$		mmho
Reverse Transfer Admittance - Y_{12}	$f = 45.75$ MHz		$0 + j 3.4$		μ mho
Forward Transfer Admittance - Y_{21}	$f = 45.75$ MHz		$24.5 - j 29$		mmho
Output Admittance - Y_{22}	$f = 45.75$ MHz		$0.04 + j 0.9$		mmho
Correction Control Voltage - V_5 (Test Circuit 1)	$V_{IN} = 18$ mV RMS $f_o = 45.750$ MHz Δf as listed (MHz)				
	-0.030	85		25	% V_+
	+0.030				% V_+
	-0.900	80			% V_+
	+0.900			35	% V_+
	-1.500			80	% V_+
	+1.500	35			% V_+
Correction Control Voltage - V_8 (Test Circuit 1)	$V_{IN} = 18$ mV RMS $f_o = 45.750$ MHz Δf as listed (MHz)				
	-0.030			25	% V_+
	+0.030	85			% V_+
	-0.900			35	% V_+
	+0.900	80			% V_+
	-1.500			80	% V_+
	+1.500	35		80	% V_+

TYPICAL PERFORMANCE CURVES

NARROW-BAND DYNAMIC CONTROL VOLTAGE CHARACTERISTICS




WIDE-BAND DYNAMIC CONTROL VOLTAGE CHARACTERISTICS



NOTE: See test circuit 1.

TEST CIRCUIT 1
CORRECTION VOLTAGES




L_1 is aligned for symmetrical bandwidth on either side of 45.750 MHz.
 L_2 tertiary winding wound on L_1 coil form.
 L_3 is aligned for zero differential output between terminals 5 and 8 at
 $f_0 = 45.750$ MHz.

REFERENCE VOLTAGE PERCENTAGES


Ref. A	85% of V_1
Ref. B	25% of V_1
Ref. C	80% of V_1
Ref. D	35% of V_1

NOTE: Parts placement is critical.

TEST CIRCUIT 2
Regulated Voltage, Total Supply Current and Quiescent Current at Terminal 3



BLOCK DIAGRAM



FAIRCHILD • μ A3064

COIL DATA FOR DISCRIMINATOR WINDINGS


L_1 — Discriminator Primary: 3 1/16 turns; #20, Enamel-covered wire—close-wound, at bottom of coil form. Inductance of $L_1 = 0.165 \mu\text{H}$; $Q_o = 120$ at $f_o = 45.75 \text{ MHz}$. Start winding at Terminal #6; finish at Terminal #1. See Notes below.

L_2 — Tertiary Windings: 2 1/16 turns; #20 Enamel-covered wire—close wound over bottom end of L_1 . Start winding at Terminal #3; finish at Terminal #4. See Notes below.

L_3 — Discriminator Secondary: 3 1/2 turns; center-tapped, space wound at bottom of coil form. Inductance of $L_3 = 0.180 \mu\text{H}$; $Q_o = 150$ at $f_o = 45.75 \text{ MHz}$. Start winding at Terminal #2; finish at Terminal #5, connect center tap to Terminal #7. See Notes below.

- NOTES:
1. Coil Forms; Cylindrical; 0.30" Dia. max.
 2. Tuning Core: 0.250" Dia. x 0.37" Length.
: Material: Carbinal J or equivalent.
 3. Coil Form Base: See drawing below.
 4. End of coil nearest terminal board to be designated the winding start end.

COIL FORM BASE TERMINAL DIAGRAM



Coil	RCA Distributor Part No.
(L_1, L_2)	122 213
L_3	122 203

μA3065

TV SOUND SYSTEM

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The 3065 is a monolithic TV Sound System constructed using the Fairchild Planar* epitaxial process. It contains a multi-stage limiting IF amplifier, dc gain (volume) control, FM detector and an audio driver. Excellent sensitivity, high AM rejection and an internally regulated supply, coupled with low external component requirements make the 3065 ideally suited for TV sound channels.

- DC VOLUME CONTROL ELIMINATES NEED FOR SHIELDED CABLES
- EXCELLENT AM REJECTION — 50 dB TYPICAL AT 4.5 MHz
- DIFFERENTIAL PEAK DETECTOR REQUIRES ONLY ONE SINGLE-TUNED COIL
- INTERNAL ZENER DIODE REGULATED SUPPLY
- LOW HARMONIC DISTORTION

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	Note 1
Internal Power Dissipation (Note 2)	670 mW
Power Supply Current	50 mA
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature	260°C
Molded DIP (Soldering, 10 s) μA3065PC	

NOTES

1. V₊ terminal may be connected to any positive voltage through a suitable dropping resistor, provided the dissipation rating is not exceeded.
2. Rating applies to ambient temperature up to 70°C. Derate linearly at 8.3 mW/°C above 70°C.

CONNECTION DIAGRAM


14-PIN DIP
(TOP VIEW)
PACKAGE OUTLINE 9A
PACKAGE CODE P



ORDER INFORMATION

TYPE	PART NO.
μA3065	μA3065PC

BLOCK DIAGRAM



FAIRCHILD • μ A3065


ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $I_+ = 30\text{ mA}$ unless otherwise specified

CHARACTERISTICS	CONDITIONS	TEST CIRCUIT	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS						
Zener Regulating Voltage (V_5)			10.3	11.2	12.2	V
Supply Current (I_5)	$V_+ = 9.0\text{V}$		10	16	24	mA
Internal Power Dissipation	$I_+ = 33\text{ mA}$		343	370	400	mW
Voltage at IF Input Bias (V_1)				2.0		V
Voltage at DC Volume Control (V_6)				4.8		V
Voltage at De-emphasis (V_7)				6.1		V
Voltage at Quad Detector (V_9)				3.7		V
Voltage at Audio Output (V_{12})			4.0	5.1	5.8	V
AC CHARACTERISTICS						
IF AMPLIFIER						
Input Limiting Voltage at -3 dB point	$f = 4.5\text{ MHz}$			200	400	μV
AM Rejection	$f_o = 4.5\text{ MHz}$, FM $\pm 25\text{ kHz}$ at 400 Hz, $V_{IN} = 100\text{ mV}$ AM = 30% at 1 kHz		40	50		dB
IF Transconductance Magnitude	$f = 4.5\text{ MHz}$			500		mmho
Phase Angle				45		degrees
Feedback Capacitance	$f = 1.0\text{ MHz}$, Pin 2 to Pin 9			<0.02		pF
Input Impedance Components	$f = 4.5\text{ MHz}$, Pin 1 to Pin 2					
Parallel Input Resistance				17		k Ω
Parallel Input Capacitance				4.0		pF
Output Impedance Components	$f = 4.5\text{ MHz}$, Pin 9 to Ground					
Parallel Output Resistance				3.25		k Ω
Parallel Output Capacitance				75		pF
DETECTOR						
Recovered AF Voltage	$(f_o = 4.5\text{ MHz}$, FM $\pm 25\text{ kHz}$ at 400 Hz, $V_{IN} = 100\text{ mV}$)		0.5	0.75		V _{rms}
Total Harmonic Distortion				0.9	2.0	%
Output Resistance						
De emphasis Output				7.5		k Ω
Detector Output				300		Ω
ATTENUATOR						
Max. Attenuation	$R_x = \infty$		60	80		dB
Max. Play-through Voltage*	$R_x = \infty$			0.075	1.0	mV
AUDIO AMPLIFIER						
Voltage Gain	$V_{14} = 0.1\text{ Vrms}$, $f = 400\text{ Hz}$	2	17.5	20		dB
Total Harmonic Distortion	$V_{12} = 2\text{ Vrms}$, $f = 400\text{ Hz}$	2		1.5		%
Undistorted Output Voltage	THD = 5%, $f = 400\text{ Hz}$	2	2.0	2.5		V _{rms}
Input Resistance	$f = 400\text{ Hz}$			70		k Ω
Output Resistance	$f = 400\text{ Hz}$			270		Ω


* Play-through voltage is the unwanted signal, measured at the detected output (Pin 8), when the volume control is set for minimum output.

TYPICAL PERFORMANCE CURVES FOR μ A3065


FREQUENCY RESPONSE OF IF AMPLIFIER SECTION



FREQUENCY RESPONSE OF AUDIO AMPLIFIER SECTION




AUDIO GAIN REDUCTION VERSUS DC VOLUME CONTROL RESISTANCE



TEST CIRCUITS


INPUT LIMITING VOLTAGE, AM REJECTION, RECOVERED AUDIO, TOTAL HARMONIC DISTORTION, MAXIMUM ATTENUATION, MAXIMUM "PLAY-THROUGH" TEST CIRCUIT.



PINS 11, 12, 13, 14 NO CONNECTION
 $*L_1 = 16\mu\text{H NOMINAL}$
 $Q_1(\text{UNLOADED}) = 50$

TEST CIRCUIT 1


IF AMPLIFIER SECTION



$E_{IN} = 100\mu\text{Vrms}$

TEST CIRCUIT 3


AUDIO VOLTAGE GAIN (UNDISTORTED OUTPUT)



PINS 7, 8, 11, 13 NO CONNECTION

TEST CIRCUIT 2

AUDIO AMPLIFIER SECTION




$E_{IN} = 100\text{ mV}$

TEST CIRCUIT 4


TYPICAL APPLICATION

TV SOUND SYSTEM



$*L_1 = 16\mu\text{H NOMINAL}, Q_1(\text{UNLOADED}) = 50$

SUGGESTED CIRCUIT LAYOUT COMPONENT SIDE



μA3075

FM IF AMPLIFIER/LIMITER/DETECTOR/AUDIO PREAMPLIFIER FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The 3075 is a monolithic FM IF sub-system constructed using the Fairchild Planar* epitaxial process. The system consists of a three stage limiting amplifier with a zener diode regulated power supply, a differential peak detector stage and an internally biased audio preamplifier stage.

The IF amplifier stage provides typically 60 dB gain at 10.7 MHz and is followed by a differential limiting stage with constant current source to provide excellent limiting characteristics. The differential peak detector circuit requires only one coil and thus provides easy tuning and minimum external components.



Applications include automotive and home FM receivers, mobile communications equipment, and television sound channels.

- 250 μV TYPICAL LIMITING SENSITIVITY AT 10.7 MHz
- 125 μV TYPICAL LIMITING SENSITIVITY AT 4.5 MHz
- 55 dB TYPICAL AM REJECTION AT 4.5 MHz
- SINGLE COIL TUNING
- DIFFERENTIAL PEAK DETECTION
- INTERNAL ZENER DIODE REGULATION FOR IF SECTION

ABSOLUTE MAXIMUM RATINGS (Voltage at any terminal must not exceed V+)

Supply Voltage (Pin 5)	+18V
Input Voltage (between pins 1 and 2)	±3V
Power Dissipation (Note 1)	670mW
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature	
Hermetic DIP (Soldering 60 s) μA3075DC	300°C
Molded DIP (Soldering 10 s) μA3075PC	260°C

NOTE 1: Rating applies to T_A = 70°C. Above 70°C derate at 8.3mW/°C.



*Planar is a patented Fairchild process.


FAIRCHILD • $\mu A3075$

$\mu A3075$

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ C$, $V_+ = +12V$, unless otherwise specified


CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS (Test Circuit 1)					
Supply Current I_S	$V_+ = 8.5V$	8.0	11		mA
	$V_+ = 12V$	12	17	28	mA
	$V_+ = 16V$		25	35	mA
Power Dissipation				340	mW
Terminal Voltages	Pin 7		6.0		V
	Pin 8		5.5		V
	Pin 12	R_L at Pin 12 = 3.9Ω		5.0	V
DC Shift Pin 8	Change V_+ from 10V to 16V	-600		+600	mV
AC CHARACTERISTICS (IF Stage $f = 10.7$ MHz, Test Circuit 2)					
-3dB Limiting Sensitivity			250	600	μV
Recovered Audio at Detector Output		0.5	0.7		V_{RMS}
THD at Detector Output			1.0	2.0	%
AM Rejection		40	50		dB
AC CHARACTERISTICS (IF Stage $f = 4.5$ MHz, Test Circuit 2)					
-3dB Limiting Sensitivity			125	400	μV
Recovered Audio at Detector Output		1.0	1.4		V_{RMS}
THD at Detector Output			1.5	2.0	%
AM Rejection		40	56		dB
AC CHARACTERISTICS (Audio Amplifier $f = 1$ kHz, Test Circuit 3)					
Input Resistance		40			$k\Omega$
Voltage Gain		10	12	17	V/V
THD at Detector Output	$V_{OUT} = 2 V_{RMS}$		2.0	4.0	%
Maximum Available Output Swing		8.4			V _{p-p}

BLOCK DIAGRAM




FAIRCHILD • μ A3075

TEST CIRCUITS



TEST CIRCUIT 1



FM = 10.7 MHz \pm 75 kHz @ 400 Hz; V_{IN} = 10mV RMS

FM = 4.5 MHz \pm 25 kHz @ 400 Hz; V_{IN} = 10mV RMS

NO CONNECTION TO PINS 6, 11, 12, 13, 14


AM modulation = 30% @ 400 Hz

Select R_1 for desired loaded Q (Q_L).

TUNED CIRCUIT COMPONENTS

	$f_o = 10.7$ MHz	$f_o = 4.5$ MHz
C_1	33 pF	68 pF
C_2	6.8 pF	12 pF
R_1	≈ 33 k Ω	
L_1	7 μ H	16 μ H
Q_L	55	55

TEST CIRCUIT 2



FM = 10.7 MHz \pm 75 kHz @ 400 Hz, V_{IN} = 10mV RMS

NO CONNECTION TO PINS 6, 7, 8, 11, 13

TEST CIRCUIT 3



μA3089

FM IF LIMITER DETECTOR AUDIO PREAMPLIFIER


FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The 3089 is a multifunction FM IF detector subsystem. It contains a three stage FM IF amplifier, a detector and an audio buffer amplifier. Auxiliary functions of the device include AGC and AFC for the tuner, a muting circuit and a tuning meter circuit. The circuit is fabricated using the Fairchild Planart epitaxial process.

- 3-STAGE FM IF AMPLIFIER PROVIDING A 12 μV (TYP) LIMITING SENSITIVITY
- LEVEL DETECTORS ON EACH STAGE WITH A COMMON DRIVE FOR A TUNING METER OR A STEREO THRESHOLD LOGIC CIRCUIT
- DELAYED AGC OUTPUT FOR THE TUNER
- DOUBLY BALANCED QUADRATURE DETECTOR PROVIDING LOW DISTORTION — TYPICALLY 0.1% WITH DOUBLE TUNED CIRCUIT
- FLEXIBLE AFC CIRCUIT
- AUDIO PREAMPLIFIER PROVIDING 400 mV (TYP) OF DRIVE
- AUDIO MUTE (SQUELCH) CONTROL CIRCUITS
- INTERNAL VOLTAGE REGULATOR



EQUIVALENT CIRCUIT



All resistance values are in ohms
All Capacitance values are in picofarads

FAIRCHILD • μ A3089

ABSOLUTE MAXIMUM RATINGS

Supply Voltage		
Between Pins 11 and 4		+16V
Between Pins 11 and 14		+16V
DC Current Out of Terminal 15 for AGC		2.0 mA
DC Current Out of Terminals 12 and 13		5.0 mA
Power Dissipation		670 mW
$T_A \leq 85^\circ\text{C}$		
$T_A > 85^\circ\text{C}$		Derate at 10 mW/ $^\circ\text{C}$
Operating Temperature Range		
Military		-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Commercial		-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
Storage Temperature Range		-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
Pin Temperature (Soldering, 10 s)		260 $^\circ\text{C}$

μ A3089

ELECTRICAL CHARACTERISTICS: $V_+ = 12\text{ V}$, $T_A = -55^\circ\text{C}$ to 125°C (Note 2)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS: $V_{IN} = 0$, Non-Muted, Test 1 or 2					
Quiescent Circuit Current	I_{11}			27	mA
DC Voltages at:					
IF Input	V_1	1.2		3.0	V
IF Input Bypass	V_2	1.2		3.0	V
IF Input Bias	V_3	1.2		3.0	V
Audio Output	V_6	5.0		6.5	V
Reference Bias	V_{10}	5.0		6.5	V

AC CHARACTERISTICS: $f_o = 10.7\text{ MHz}$, $f_{MOD} = 400\text{ Hz}$, Deviation = $\pm 75\text{ kHz}$, $V_{IN} = 0.1\text{ V}$, Figure 1 or 2

Input Limiting Voltage (-3 dB Point)				40	μV
AM Rejection (Pin 6)		35			dB
Recovered AF Voltage (Pin 6)		300		600	mV
*Total Harmonic Distortion (Pin 6)					
Single Tuned				5	%
Signal Plus Noise to Noise Ratio		60			dB

*THD Characteristics are mainly a function of the phase characteristics of the circuit connected between pins 8, 9 and 10.

NOTE 2: Full Temperature Range Performance Guaranteed by 25 $^\circ\text{C}$ Testing.

μ A3089C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{ V}$

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS: $V_{IN} = 0$, Non-Muted, Test Circuit 1 or 2					
Quiescent Circuit Current	I_{11}		23	30	mA
DC Voltages at:					
IF Input	V_1	1.2	1.9	2.4	V
IF Input Bypass	V_2	1.2	1.9	2.4	V
IF Input Bias	V_3	1.2	1.9	2.4	V
Audio Output	V_6	5.0	5.6	6.0	V
Reference Bias	V_{10}	5.0	5.6	6.0	V

AC CHARACTERISTICS: $f_o = 10.7\text{ MHz}$, $f_{MOD} = 400\text{ Hz}$, Deviation = $\pm 75\text{ kHz}$, $V_{IN} = 0.1\text{ V}$, Figure 1 or 2, unless otherwise stated

Input Limiting Voltage (-3 dB Point)	$V_{IN} = \text{Parameter}$		12	25	μV
AM Rejection (Lead 6)	400 Hz, 30 % MOD	45	55		dB
Recovered AF Voltage (Lead 6)		300	400	500	mV
*Total Harmonic Distortion (Lead 6)					
Single Tuned	See Fig. 1		0.5	1.0	%
Double Tuned	See Fig. 2		0.1		%
Signal Plus Noise to Noise Ratio		60	67		dB

*THD Characteristics are mainly a function of the phase characteristics of the circuit connected between pins 8, 9 and 10.

μ A3089
TEST CIRCUITS

TEST CIRCUIT USING
A SINGLE TUNED DETECTOR COIL




Fig. 1

TEST CIRCUIT USING
A DOUBLE TUNED DETECTOR COIL





Fig. 2

TYPICAL FM SUBSYSTEM USING THE μ A3089
WITH A SINGLE TUNED DETECTOR COIL



Performance data at $f_0 = 98$ MHz, $f_{MOD} = 400$ Hz,
 Deviation = ± 75 kHz:

-3 dB Limiting Sensitivity 2 μ V (Antenna Level)
 20 dB Quieting Sensitivity 1 μ V (Antenna Level)
 30 dB Quieting Sensitivity 1.5 μ V (Antenna Level)
 Alternate channel rejection 60 dB

Fig. 3

TYPICAL PERFORMANCE CURVES FOR μ A3089

MUTING ACTION, TUNER AGC, AND TUNING METER OUTPUT AS A FUNCTION OF INPUT SIGNAL VOLTAGE




Fig. 4

AFC CHARACTERISTICS (CURRENT AT TERM. 7 AS A FUNCTION OF CHANGE IN FREQUENCY)




Fig. 5

μA4136

QUAD OPERATIONAL AMPLIFIERS

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA4136 monolithic Quad Operational Amplifiers consists of four independent high gain, internally frequency compensated operational amplifiers. The specifically designed low noise input transistors allow the μA4136 to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. They are constructed using the Fairchild Planar* Epitaxial process. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short-circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range.

- **UNITY GAIN BANDWIDTH 3 MHz**
- **CONTINUOUS SHORT CIRCUIT PROTECTION**
- **NO FREQUENCY COMPENSATION REQUIRED**
- **NO LATCH-UP**
- **LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES**
- **μA741 OPERATIONAL AMPLIFIER TYPE PERFORMANCE**
- **PARAMETER TRACKING OVER TEMPERATURE RANGE**
- **GAIN AND PHASE MATCH BETWEEN AMPLIFIERS**


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
μA4136	±22 V
μA4136C	±18 V
Differential Input Voltage (Note 1)	±30 V
Input Voltage (Note 1)	±15 V
Internal Power Dissipation (Note 2)	670 mW
Output Short Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
μA4136	-55°C to +125°C
μA4136C	0°C to +70°C
Storage Temperature Range	
Molded Package	-55°C to +125°C
Hermetic Package	-65°C to +150°C
Pin Temperature	
Molded Package (Soldering, 10 s)	260°C
Hermetic Package (Soldering, 60 s)	300°C

CONNECTION DIAGRAM
14-PIN DIP

(TOP VIEW)


PACKAGE OUTLINE 6A 9A
PACKAGE CODE D P



ORDER INFORMATION

TYPE	PART NO.
μA4136	μA4136DM
μA4136C	μA4136DC
μA4136C	μA4136PC

1/4 OF EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • μ A4136

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise specified


CHARACTERISTICS	CONDITIONS	μA4136			μA4136C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$		0.5	5.0		0.5	6.0	mV
Input Offset Current			5.0	200		5.0	200	nA
Input Bias Current			40	500		40	500	nA
Input Resistance		0.3	5.0		0.3	5.0		$\text{M}\Omega$
Large Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega$, $V_{\text{OUT}} = \pm 10\text{ V}$	50,000	300,000		20,000	300,000		
Output Voltage Swing	$R_L \geq 10\text{ k}\Omega$	± 12	± 14		± 12	± 14		V
	$R_L \geq 2\text{ k}\Omega$	± 10	± 13		± 10	± 13		V
Input Voltage Range		± 12	± 14		± 12	± 14		V
Common Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10\text{ k}\Omega$		30	150		30	150	$\mu\text{V/V}$
Power Consumption			210	340		210	340	mW
Transient Response (Unity Gain) Risetime	$V_{\text{IN}} = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$		0.13			0.13		μs
Transient Response (Unity Gain) Overshoot	$V_{\text{IN}} = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$		5.0			5.0		%
Unity Gain Bandwidth		2.0	3.0		3.0			MHz
Slew Rate (Unity Gain)	$R_L \geq 2\text{ k}\Omega$		1.5		1.0			$\text{V}/\mu\text{s}$
Channel Separation (Open Loop) (Gain = 100)	$f = 10\text{ kHz}$, $R_S = 1\text{ k}\Omega$		105		105			dB
	$f = 10\text{ kHz}$, $R_S = 1\text{ k}\Omega$		105		105			dB
The following specifications apply for $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for μA4136; $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ for μA4136C.								
Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$			6.0			7.5	mV
Input Offset Current				500			300	nA
Input Bias Current				1500			800	nA
Large Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega$, $V_{\text{OUT}} = \pm 10\text{ V}$	25,000			15,000			
Output Voltage Swing	$R_L \geq 2\text{ k}\Omega$ $V_S = \pm 15\text{ V}$	± 12			± 10			V
Power Consumption	$T_A = \text{High}$		180	300		180	300	mW
	$T_A = \text{Low}$		240	400		240	400	

NOTES:


1. For supply voltage less than $\pm 15\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.
2. Rating applies to ambient temperature up to 70°C . Above $T_A = 70^\circ\text{C}$, derate linearly at $8.3\text{ mW}/^\circ\text{C}$.
3. Short-circuit may be to ground, one amplifier only. $I_{\text{SC}} = 45\text{ mA}$ (Typical).

TYPICAL PERFORMANCE CURVES


INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




COMMON MODE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP GAIN AS A FUNCTION OF TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE




TYPICAL OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY




QUIESENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE



TRANSIENT RESPONSE




VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




TYPICAL PERFORMANCE CURVES (Cont'd)


INPUT NOISE VOLTAGE
AS A FUNCTION OF FREQUENCY




INPUT NOISE CURRENT
AS A FUNCTION OF FREQUENCY




CHANNEL SEPARATION



TOTAL HARMONIC DISTORTION
AS A FUNCTION OF OUTPUT VOLTAGE
f = 1 kHz




DISTORTION AS A FUNCTION
OF FREQUENCY
 $V_{OUT} = 1\ \text{V}_{rms}$




TYPICAL APPLICATIONS


400 Hz LOWPASS BUTTERWORTH ACTIVE FILTER




STEREO TONE CONTROL




RIAA PREAMPLIFIER




TRIANGULAR-WAVE GENERATOR




LOW FREQUENCY SINE WAVE GENERATOR WITH QUADRATURE OUTPUT




VOLTAGE FOLLOWER




LAMP DRIVER




SQUAREWAVE OSCILLATOR




COMPARATOR WITH HYSTERESIS




POWER AMPLIFIER




AC COUPLED NON-INVERTING AMPLIFIER




AC COUPLED INVERTING AMPLIFIER




DC COUPLED 1 kHz LOW-PASS ACTIVE FILTER




1 kHz BANDPASS ACTIVE FILTER




FULL-WAVE RECTIFIER AND AVERAGING FILTER




NOTCH FILTER USING THE μ A4136 AS A GYRATOR



MULTIPLE APERTURE WINDOW DISCRIMINATOR




NOTCH FREQUENCY AS A FUNCTION OF C1




FAIRCHILD • μ A4136

DIFFERENTIAL INPUT INSTRUMENTATION AMPLIFIER WITH HIGH COMMON MODE REJECTION



ANALOG MULTIPLIER/DIVIDER



μA4558

OPERATIONAL AMPLIFIERS FAIRCHILD LINEAR INTEGRATED CIRCUITS


GENERAL DESCRIPTION – The μA4558 Monolithic Dual Operational Amplifiers consist of two independent high gain, internally frequency compensated operational amplifiers. The specially designed low noise input transistors allow the μA4558 to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. They are constructed using the Fairchild Planar* Epitaxial process. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short-circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range.

- UNITY GAIN BANDWIDTH 3 MHz
- CONTINUOUS SHORT CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED
- NO LATCH-UP
- LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES
- PARAMETER TRACKING OVER TEMPERATURE RANGE
- GAIN AND PHASE MATCH BETWEEN AMPLIFIERS


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
μA4558C	±18 V
μA4558	±22 V
Differential Input Voltage (Note 1)	±30 V
Input Voltage (Note 1)	±15 V
Internal Power Dissipation (Note 2)	670 mW
Output Short Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
μA4558	-55°C to +125°C
μA4558C	0°C to +70°C
Storage Temperature Range	
Molded Package	-55°C to +125°C
Hermetic Package	-65°C to +150°C
Pin Temperature	
Molded Package (Soldering, 10 s)	260°C
Hermetic Package (Soldering, 60 s)	300°C

1/2 OF EQUIVALENT CIRCUIT



CONNECTION DIAGRAM 8-PIN METAL CAN (TOP VIEW) PACKAGE OUTLINE 5B PACKAGE CODE H




ORDER INFORMATION

TYPE	PART NO.
μA4558C	μA4558HC
μA4558	μA4558HM

8-PIN MINI DIP (TOP VIEW)


PACKAGE OUTLINE 9T PACKAGE CODE T



TYPE	PART NO.
μA4558C	μA4558TC

8-PIN MINI CER DIP (TOP VIEW)

PACKAGE OUTLINE 6T PACKAGE CODE T



TYPE	PART NO.
μA4558C	μA4558RC
μA4558	μA4558RM

FAIRCHILD • μ A4558

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$ unless otherwise specified

CHARACTERISTICS	CONDITIONS	μ A4558			μ A4558C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$		1.0	5.0		2.0	6.0	mV
Input Offset Current			30	200		30	200	nA
Input Bias Current			200	500		200	500	nA
Input Resistance		0.3	1.0		0.3	1.0		M Ω
Large Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega$, $V_{OUT} = \pm 10\text{ V}$	50,000	200,000		20,000	100,000		
Output Voltage Swing	$R_L \geq 10\text{ k}\Omega$	± 12	± 14		± 12	± 14		V
	$R_L \geq 2\text{ k}\Omega$	± 10	± 13		± 10	± 13		V
Input Voltage Range		± 12	± 13		± 12	± 13		V
Common Mode Rejection Ratio	$R_S \leq 10\text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10\text{ k}\Omega$		30	150		30	150	$\mu\text{V/V}$
Power Consumption			100	170		100	170	mW
Transient Response (Unity Gain) Risetime	$V_{IN} = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$		0.13			0.13		μs
Transient Response (Unity Gain) Overshoot	$V_{IN} = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$		5.0			5.0		%
Unity Gain Bandwidth			3.0			3.0		MHz
Slew Rate (Unity Gain)	$R_L \geq 2\text{ k}\Omega$		1.5			1.0		V/ μs
Channel Separation (Open Loop)	$f = 10\text{ kHz}$, $R_S = 1\text{ k}\Omega$		105			105		dB
	$f = 10\text{ kHz}$, $R_S = 1\text{ k}\Omega$		105			105		dB

The following specifications apply for $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ for μ A4136; $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ for μ A4136C.


Input Offset Voltage	$R_S \leq 10\text{ k}\Omega$			6.0			7.5	mV
Input Offset Current				500			300	nA
Input Bias Current				1500			800	nA
Large Signal Voltage Gain	$R_L \geq 2\text{ k}\Omega$, $V_{OUT} = \pm 10\text{ V}$	25,000				15,000		
Output Voltage Swing	$R_L \geq 2\text{ k}\Omega$, $V_S = \pm 15\text{ V}$	± 12				± 10		V
Power Consumption	$T_A = \text{High}$		90	150		90	150	mW
	$T_A = \text{Low}$		120	200		120	200	

NOTES:


- For supply voltage less than $\pm 15\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.
- Rating applies to ambient temperature up to 70°C . Above $T_A = 70^\circ\text{C}$, derate linearly at 6.3 C/W for the hermetic package (5S) and 5.6°C/W for the molded package (9T).
- Short circuit may be to ground, one amplifier only. $I_{SC} = 45\text{ mA}$ (Typical).

TYPICAL PERFORMANCE CURVES


INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




COMMON MODE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL PERFORMANCE CURVES (Cont'd)


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




OPEN LOOP GAIN AS A FUNCTION OF TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE




TYPICAL OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY




QUIESCENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




TRANSIENT RESPONSE




VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




INPUT NOISE VOLTAGE AS A FUNCTION OF FREQUENCY



INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




CHANNEL SEPARATION




TYPICAL PERFORMANCE CURVES (Cont'd)

TOTAL HARMONIC DISTORTION
AS A FUNCTION OF OUTPUT VOLTAGE
 $f = 1 \text{ kHz}$



DISTORTION AS A FUNCTION
OF FREQUENCY
 $V_{OUT} = 1 \text{ Vrms}$



μ A7300

DOLBY B-TYPE NOISE REDUCTION SYSTEM FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION—The μ A7300 is a monolithic circuit which performs Dolby B-Type noise reduction processing on an audio signal. The Dolby B-Type noise reduction system is used to reduce hiss in consumer tape recording equipment and in FM broadcast receivers. The circuit is constructed using the Fairchild Planar** process.

The versatile circuit configuration of the μ A7300 allows a complete record/playback system for a stereo tape recorder, or a complete stereo Dolby FM decoder, to be built with just two μ A7300's and a few discrete components.


- **VERSATILE CONFIGURATION WITH PROGRAMMABLE INPUT, OUTPUT AMPLIFIERS**
- **SUPERIOR MATCHING TO DOLBY B-TYPE STANDARD**
- **EXCELLENT HIGH-FIDELITY CHARACTERISTICS**
- **WIDE OPERATING VOLTAGE RANGE: 10-20 V**

CONNECTION DIAGRAM

16-PIN DIP TOP VIEW

PACKAGE OUTLINE 9B

PACKAGE CODE P



ORDER INFORMATION

TYPE	PART NO.
μ A7300	μ A7300PC (Note 1)

ABSOLUTE MAXIMUM RATINGS:


Supply Voltage	24 V
Operating Temperature Range	0° C to +70° C
Storage Temperature Range	-65° C to +150° C
Power Dissipation ($T_A \leq 70^\circ\text{C}$)	730 mW
Pin Temperature (Soldering 10 s)	280° C

Note 1


This circuit is available only to licensees of Dolby Laboratories. Licensing and application information may be obtained from Dolby Laboratories, San Francisco.

FAIRCHILD • μ A7300

μ A7300 TEST CIRCUIT




μ A7300 DOLBY NOISE REDUCTION SYSTEM EQUIVALENT CIRCUIT




TYPICAL PERFORMANCE CURVES


BACK TO BACK RESPONSE AS A FUNCTION OF TEMPERATURE




INPUT AMPLIFIER OPEN LOOP, GAIN, AND PHASE RESPONSE AS A FUNCTION OF FREQUENCY




OUTPUT AMPLIFIER OPTIMUM V_{16} VOLTAGE AND SIGNAL HANDLING AS A FUNCTION OF POWER SUPPLY VOLTAGE




INPUT AMPLIFIER AMPLITUDE AND PHASE RESPONSE



TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY



SIGNAL TO NOISE AS A FUNCTION OF INPUT AMPLIFIER GAIN



μA7307

1.6 WATT AUDIO AMPLIFIER FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA7307 is an integrated monolithic audio amplifier in an 8-pin plastic package. It is constructed on a single silicon chip using the Fairchild Planar* epitaxial process. It is intended for use as a low frequency class B amplifier with wide range of supply voltage (3 to 16 V) and is primarily designed for low voltage portable radios and industrial applications where limited space and power consumption are important.

- **MINIMUM WORKING VOLTAGE OF 3 V**
- **LOW QUIESCENT CURRENT**
- **LOW NUMBER OF EXTERNAL COMPONENTS**
- **GOOD RIPPLE REJECTION**
- **NO CROSS-OVER DISTORTION**
- **TYPICAL OUTPUT POWER:**

1.6 W AT	9 V - 4 Ω
1.2 W AT	9 V - 8 Ω
0.75 W AT	6 V - 4 Ω
0.5 W AT	6 V - 8 Ω
0.22 W AT	3.5 V - 4 Ω
0.09 W AT	3 V - 4 Ω


ABSOLUTE MAXIMUM RATINGS

Peak Voltage (Pin 8)	24 V
Supply Voltage	16 V
Output Peak Current	1.0 A
Power Dissipation at $T_{amb} \leq 50^\circ\text{C}$	1.05 W
Storage and Junction Temperature	-40°C to 150°C
Lead Temperature (Soldering 10 s)	260°C

THERMAL DATA

θ_{j-amb} Thermal Resistance Junction-Ambient (copper frame) max	95°C/W
---	--------


CONNECTION DIAGRAM
8-PIN MINI-DIP
(TOP VIEW)
PACKAGE OUTLINE 9T
PACKAGE CODE T



ORDER INFORMATION

TYPE	PART NO.
7307C	μA7307TC

EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • μ A7307

ELECTRICAL CHARACTERISTICS: Power output measured at pin 6, $T_A = 25^\circ\text{C}$ unless otherwise specified.

CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage		3		16	V
Quiescent Output Voltage (Pin 6)	$V_+ = 9\text{ V}$	4	4.5	5	V
Quiescent Drain Current	$V_+ = 9\text{ V}$		4	9	mA
Bias Current (Pin 4)	$V_+ = 9\text{ V}$		0.1	0.7	μA
Power Output, Figure 1	THD = 10%, $R_{FB} = 120\ \Omega$, $f = 1\text{ kHz}$, $V_+ = 12\text{ V}$, $R_L = 8\ \Omega$ $V_+ = 9\text{ V}$, $R_L = 4\ \Omega$ $V_+ = 9\text{ V}$, $R_L = 8\ \Omega$ $V_+ = 6\text{ V}$, $R_L = 4\ \Omega$ $V_+ = 3.5\text{ V}$, $R_L = 4\ \Omega$ $V_+ = 3\text{ V}$, $R_L = 4\ \Omega$	0.9	2.0 1.6 1.2 0.75 0.22 0.09		W W W W W W
Input Sensitivity, Figure 1	$P_{OUT} = 1.2\text{ W}$, $R_L = 8\ \Omega$, $V_+ = 9\text{ V}$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$		16 60	24 82	mV mV
Input Sensitivity, Figure 1	$P_{OUT} = 50\text{ mW}$, $R_L = 8\ \Omega$, $V_+ = 9\text{ V}$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$		3.5 12		mV mV
Input Resistance			5		M Ω
Frequency Response (-3 dB) Figure 1	$V_+ = 9\text{ V}$, $R_L = 8\ \Omega$, $R_{FB} = 120\ \Omega$ $C_{FB} = 680\text{ pF}$ $C_{FB} = 220\text{ pF}$		25- 7000 25- 20,000		Hz Hz
Total Harmonic Distortion Figure 1	$P_{OUT} = 500\text{ mW}$, $R_L = 8\ \Omega$, $V_+ = 9\text{ V}$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$		0.8 0.4		% %
Voltage Gain (Open Loop)	$V_+ = 9\text{ V}$, $R_L = 8\ \Omega$, $f = 1\text{ kHz}$		75		dB
Voltage Gain (Closed Loop)	$V_+ = 9\text{ V}$, $R_L = 8\ \Omega$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$	31	45 34	37	dB dB
Input Noise Voltage	$V_+ = 9\text{ V}$, BW (-3.0 dB) = 25-20,000 Hz		3.5		μV
Input Noise Current	$V_+ = 9\text{ V}$, BW (-3.0 dB) = 25-20,000 Hz		0.4		nA
Signal Plus Noise to Noise Ratio	$V_+ = 9\text{ V}$, $R_L = 8\ \Omega$, $R_{FB} = 120\ \Omega$ BW (-3.0 dB) = 25-20,000 Hz $R_1 = 100\text{ k}\Omega$, $P_{OUT} = 1.2\text{ W}$		70		dB
Supply Voltage Rejection, Figure 2	$V = 9\text{ V}$, $R_L = 8\ \Omega$, f (ripple) = 100 Hz, $C_6 = 50\ \mu\text{F}$, $R_{FB} = 120\ \Omega$		42		dB

APPLICATIONS INFORMATION

Two typical application circuits are shown in *Figures 1* and *2*. The ripple bypass capacitor C_6 may be omitted in most battery operated applications or where high ripple rejection is not required.


Resistor R_2 must be included in series with C_3 to assure stable operation of the μA7307 .

A PC board layout for the circuit of *Figure 1* is shown to scale in *Figure 3*. A photograph of a finished module is shown in *Figure 4*.


The PC board layout for the circuit of *Figure 2* is shown to scale in *Figure 5*, and a photograph is shown in *Figure 6*.

TYPICAL PERFORMANCE CURVES


OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE




TOTAL HARMONIC DISTORTION AS A FUNCTION OF POWER OUTPUT




POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT




POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT




TYPICAL RELATIVE FREQUENCY RESPONSE



INPUT SENSITIVITY AS A FUNCTION OF R_{FB}




TYPICAL VOLTAGE GAIN (CLOSED LOOP) AS A FUNCTION OF R_{FB}




TYPICAL PERFORMANCE CURVES


TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




SUPPLY VOLTAGE REJECTION AS A FUNCTION OF R_{FB} FOR FIG. 1 CIRCUIT




SUPPLY VOLTAGE REJECTION AS A FUNCTION OF R_{FB} (FIG. 2 CIRCUIT)




QUIESCENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




QUIESCENT OUTPUT VOLTAGE AT PIN 12 AS A FUNCTION OF SUPPLY VOLTAGE



POWER RATING CHART AS A FUNCTION OF AMBIENT TEMPERATURE



TYPICAL VALUE OF C_{FB} AS A FUNCTION OF R_{FB}



TEST AND APPLICATION CIRCUITS




Fig. 1 Circuit Diagram with Load Connected to the Supply Voltage





Fig. 2 Circuit Diagram with Load Connected to Ground

*Capacitor C6 must be used when high ripple rejection is desired.



μ A7307
FAIRCHILD

Bottom View

Fig. 3 1:1 Scale P.C. Board Layout for Circuit of Figure 1





Fig. 4 Photograph of Assembled Board for Figure 1



μ A7307

FAIRCHILD

Bottom View

Fig. 5 1:1 Scale P.C. Board Layout for Circuit of Figure 2




Fig. 6 Photograph of Assembled Board for Figure 2

μA7390

GROUND FAULT DETECTOR

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The μA7390 is a monolithic ground fault detector circuit utilizing the Fairchild Planar* Epitaxial Process. It is designed for use in class A Ground Fault Circuit Interrupters for operation directly off the ac line in either breakers or receptacles. The μA7390 contains an operational amplifier, a threshold detector, and a driver capable of providing high energy pulses for thyristor triggering.

- OPERATES DIRECTLY FROM AC LINE
- BUILT IN 24 V REGULATOR
- HIGH GAIN OPERATIONAL AMPLIFIER
- 50 mA OUTPUT CURRENT PULSE TO TRIGGER SCRs
- LOW EXTERNAL PART COUNT
- MINI-DIP PACKAGE
- HIGH NOISE IMMUNITY


ABSOLUTE MAXIMUM RATINGS

Supply Voltage Limited by Internal Zener (Note 1)	
Supply Current (Note 2)	40 mA
Power Dissipation (Note 3)	560 mW
Storage Temperature Range	-55°C to +125°C
Operating Temperature	-40°C to +85°C
Pin Temperature (soldering 10 s)	260°C

NOTES

1. Device must always have a series resistor between the supply and pin 7, which limits current to 40 mA maximum.
2. Single cycle 60 Hz surge current. Steady state current limited by Power Dissipation.
3. Power Dissipation applies to case temperature of 25°C derate at 5.6 mW/°C.


CONNECTION DIAGRAM
8-PIN MINI-DIP
 (TOP VIEW)
 PACKAGE OUTLINE 9T
 PACKAGE CODE T



ORDER INFORMATION

TYPE	PART NO.
μA7390	μA7390TC

BLOCK DIAGRAM



μA7391

DC MOTOR SPEED CONTROL CIRCUIT

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION – The μA7391 is designed for precision, closed-loop, motor speed control systems. It regulates the speed of capstan drive motors in automotive and portable tape players and is useful in a variety of industrial control applications, *e.g.*, floppy disc drive systems, data cartridge drive systems. The device is constructed using the Fairchild Planar* epitaxial process.

The μA7391 compares actual motor speed to an externally presettable reference voltage. The motor speed is determined by frequency to voltage conversion of the input signal provided by tachometer generator. The result of the comparison controls the duty cycle of the pulse width modulated switching motor drive output stage to close the system's negative feedback loop.

Thermal and over-voltage shutdown are included for self-protection, and a "stall-timer" feature allows the motor to be protected from burn-out during extended mechanical jams.

- **PRECISION PERFORMANCE – FREQUENCY-TO-VOLTAGE CONVERSION STABILITY** TYPICALLY 0.1% FOR V+ FROM 10 V TO 16 V; 0.3% FOR CASE TEMPERATURE FROM -40°C TO +85°C
- **HIGH CURRENT PERFORMANCE – 3.5 A STARTING SURGE CURRENT AND 2 A RUNNING CURRENT TO A DC MOTOR**
- **WIDE RANGE TACHOMETER INPUT – 100 mVp-p TO 1.0 Vp-p**
- **LOW EXTERNAL PARTS COUNT**
- **THERMAL SHUTDOWN, OVER-VOLTAGE AND STALL PROTECTION**
- **INTERNAL REGULATOR**
- **WIDE SUPPLY VOLTAGE RANGE – 6.3 V TO 16 V**


CONNECTION DIAGRAM
12-PIN POWER PACKAGE
(TOP VIEW)
PACKAGE OUTLINE 9W
PACKAGE CODE P6



ORDER INFORMATION

TYPE	PART NO.
μA7391	μA7391PC

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V+), Vg	24 V
Regulator Output Current, I ₇	15 mA
Voltage Applied to Pin 5 (Tachometer Pulse Timing)	7 V
Voltage Applied Between Pins 3 and 4 (Tachometer Inputs)	±6 V
DC Voltage Applied to Pin 11 (Driver)	24 V
DC Voltage Applied to Pins 9 or 10 (Motor Drive Output)	V+
Continuous Current through pins 9 and 10: Motor Drive Output ON	2.0 A
Repetitive Surge Current through Pins 9 and 10: Motor Drive Output ON	3.5 A
Motor Drive Output OFF	2.0 A
Repetitive Surge Current through Pin 11	300 mA
Power Dissipation	Internally Limited
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering, 10 s)	260°C

THERMAL DATA

θ_{JC}	Thermal Resistance Junction to Case (tab) (max)	12°C/W
θ_{JA}	Thermal Resistance Junction to Ambient (max)	**70°C/W

**Obtained with tabs soldered to a printed circuit board having a minimum area of copper surrounding the tabs.

ELECTRICAL CHARACTERISTICS: V+ = 14.5 V, TA = 25°C, unless otherwise noted

VOLTAGE REGULATOR SECTION: (TEST CIRCUIT 1)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current	Excluding Current into Pins 9, 10 and 11		7.5	10	mA
Regulator Output Voltage		4.5	5.0	5.5	V
Regulator Output Line Regulation (ΔV_7)	V+ from 10 V to 16 V V+ from 6.3 V to 16 V		6.0 12	20 50	mV mV
Regulator Output Load Regulation (ΔV_7)	I ₇ from 10 mA to 0		40		mV

ELECTRICAL CHARACTERISTICS: V+ = 14.5 V, TA = 25°C, unless otherwise noted

FREQUENCY TO VOLTAGE CONVERTER SECTION: (TEST CIRCUIT 2)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Tachometer (-) Input Bias Voltage			2.4		V
Tachometer (+) Input Bias Current	V ₄ = V ₃		1.0	10	μA
Tachometer Input Positive Threshold	(V ₄ - V ₃)	10	25	50	mV _{pk}
Tachometer Input Hysteresis		20	50	100	mV _{p-p}
Pulse Timing ON Resistance	V ₅ = 1 V		300	500	Ω
Pulse Timing Switch Threshold		45	50	55	%V ₇
Output Pulse Rise Time			0.3		μs
Output Pulse Fall Time			0.1		μs
Pulse Output LOW Saturation (V ₆)			0.13	0.25	V
Pulse Output HIGH Saturation (V ₇ - V ₆)			0.12	0.2	V
Pulse Output HIGH Source Current	V ₆ = 1 V	-340	-260	-180	μA
Frequency-to-Voltage Conversion Supply Voltage Stability (Note 1)	V _{FV} = 0.25 V ₇ (Note 2) V+ from 10 V to 16 V		0.1		%
Frequency-to-Voltage Conversion Temperature Stability (Note 3)	V _{FV} = 0.25 V ₇ (Note 2) T _A from -40°C to +85°C		0.3		%

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted

MOTOR DRIVE SECTION: (TEST CIRCUIT 3)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage				± 20	mV
Input Bias Current			0.1	10	μA
Common Mode Range		0.8		2.5	V
Driver Saturation	$I_9 + I_{10} = 2$ A, $I_{11} = 175$ mA		1.9	2.5	V
Driver Leakage Current	$V_{11} = 16$ V			5.0	μA
Motor Drive Output Saturation	$I_9 + I_{10} = 2$ A, $I_{11} = 55$ mA		0.6	1.1	V
Motor Drive Output Leakage	$V_8 = V_9 = V_{10} = 16$ V			100	μA
Flyback Diode Leakage	$V_9 = V_{10} = 1$ V			30	μA
Flyback Diode Clamp	$I_9 + I_{10} = 2$ A Motor Drive Output Off		1.6	2.5	V

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted

PROTECTIVE CIRCUITS: (TEST CIRCUIT 4)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Thermal Shutdown Junction Temperature	Note 4		160		$^\circ\text{C}$
Overvoltage Shutdown	Note 4	18	21	24	V
Stall Timer Threshold Voltage	Note 5	2.5	2.9	3.5	V
Stall Timer Threshold Current	Note 5		0.3	3.0	μA

NOTES:

1. Frequency-to-Voltage Conversion, Supply Voltage Stability is defined as:

$$\left[\frac{V_{FV}(16\text{ V})}{V_7(16\text{ V})} \right] - \left[\frac{V_{FV}(10\text{ V})}{V_7(10\text{ V})} \right] \div \left[\frac{V_{FV}(14.5\text{ V})}{V_7(14.5\text{ V})} \right] \times 100\%$$


2. V_{FV} is the integrated dc output voltage from the pulse generator (Pin 6)
 3. Frequency-to-Voltage Conversion Temperature Stability is defined as:

$$\left[\frac{V_{FV}(85^\circ\text{C})}{V_7(85^\circ\text{C})} \right] - \left[\frac{V_{FV}(-40^\circ\text{C})}{V_7(-40^\circ\text{C})} \right] \div \left[\frac{V_{FV}(25^\circ\text{C})}{V_7(25^\circ\text{C})} \right] \times 100\%$$

4. "Driver" and "Motor Drive" circuitry is disabled when these limits are exceeded. If the condition continues for the duration set by the external stall timer components, the circuit is latched off until reset by temporarily opening the power supply input line.
 5. If stall timer protection is not required, Pin 12 should be grounded.

4

TYPICAL APPLICATION USING MAGNETIC TACHOMETER



TYPICAL COMPONENT VALUES:


$$C_p = \frac{1}{4 R_{pf}}$$

$C_f = 10 C_p$ to $1000 C_p$ depending on system requirements


$$C_S = \frac{2 \times \text{stall time-out}}{R_S}$$

$$R_{\text{Motor}} \geq 5 \Omega$$


MOTOR SPEED ACCURACY AS A FUNCTION OF SUPPLY VOLTAGE
(REFER TO APPLICATION SCHEMATIC)




SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




REGULATOR OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




REGULATOR OUTPUT VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




TACHOMETER INPUT HYSTERESIS AS A FUNCTION OF JUNCTION TEMPERATURE




DRIVER ON CURRENT AS A FUNCTION OF DRIVER ON VOLTAGE




DRIVER ON VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




MOTOR DRIVE OUTPUT ON CURRENT AS A FUNCTION OF MOTOR DRIVE OUTPUT ON VOLTAGE




MOTOR DRIVE OUTPUT ON VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




FLYBACK DIODE (D3) CURRENT AS A FUNCTION OF FLYBACK DIODE VOLTAGE




OVERVOLTAGE SHUTDOWN VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




STALL TIMER THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




STALL TIMER THRESHOLD CURRENT AS A FUNCTION OF JUNCTION TEMPERATURE



TEST CIRCUIT 3




TEST CIRCUIT 4




MOUNTING INSTRUCTIONS

The thermal power dissipated in the circuit may be removed by soldering the tabs to an area of copper on the printed circuit board. During soldering the tabs temperature must not exceed 260°C and the soldering temperature time must not be longer than 10 seconds.


MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



PC BOARD



MAXIMUM POWER DISSIPATION AND TOTAL THERMAL RESISTANCE AS A FUNCTION OF COPPER AREA OF PC BOARD



μA7392

DC MOTOR SPEED CONTROL CIRCUIT

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION—The μA7392 is designed for precision, closed-loop, motor speed control systems. It regulates the speed of capstan drive motors in automotive and portable tape players and is useful in a variety of industrial and military control applications, e.g., floppy disc drive systems and data cartridge drive systems. The device is constructed using the Fairchild Planar* epitaxial process.

The μA7392 compares actual motor speed to an externally presettable reference voltage. The motor speed is determined by frequency to voltage conversion of the input signal provided by the tachometer generator. The result of the comparison controls the duty cycle of the pulse width modulated switching motor drive output stage to close the system's negative feedback loop.

Thermal and over-voltage shutdown are included for self-protection, and a "stall-timer" feature allows the motor to be protected from burn-out during extended mechanical jams.

The μA7392 is a low current compliment to the μA7391 for those applications requiring less current and also to drive high current output stages for very high current applications.

- **PRECISION PERFORMANCE—FREQUENCY-TO-VOLTAGE CONVERSION STABILITY TYPICALLY 0.1% FOR V+ FROM 10 V TO 16 V; 0.3% FOR CASE TEMPERATURE FROM -40°C TO +85°C**
- **HIGH CURRENT PERFORMANCE—1.0 A STARTING SURGE CURRENT AND 300 mA RUNNING CURRENT TO A DC MOTOR**
- **WIDE RANGE TACHOMETER INPUT—100 mVp-p TO 1.0 Vp-p**
- **LOW EXTERNAL PARTS COUNT**
- **THERMAL SHUTDOWN, OVER-VOLTAGE AND STALL PROTECTION**
- **INTERNAL REGULATOR**
- **WIDE SUPPLY VOLTAGE RANGE—6.3 V TO 16 V**
- **EMITTER OF OUTPUT STAGE AVAILABLE FOR EASE IN DRIVING POWER TRANSISTOR OUTPUT STAGES**
- **CLAMPING DIODE AVAILABLE ON SEPARATE PIN**



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V+), V ₉ , V ₁₀ , V ₁₁	24 V
Regulator Output Current, I ₈	15 mA
Voltage Applied to Pin 6 (Tachometer Pulse Timing)	7 V
Voltage Applied Between Pins 3 and 5 (Tachometer Inputs)	±6 V
Continuous Current through Pins 11 and 12 (Motor Drive Output ON)	0.3 A
Repetitive Surge Current through Pins 11 and 12 (Motor Drive ON)	1.0 A
Repetitive Surge Current through Pins 10 and 11 (Motor Drive OFF)	0.3 A
Power Dissipation	Internally Limited
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range (μA7392)	-55°C to +125°C
Operating Temperature Range (μA7392C)	-40°C to +85°C
Pin Temperature (Soldering 10 s)	260°C

Planar is a patented Fairchild process

FAIRCHILD • μ A7392

μ A7392 and μ A7392C

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, $T_A = 25^\circ$ C, unless otherwise noted

VOLTAGE REGULATOR SECTION: (TEST CIRCUIT 1)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current	Excluding Current into Pin 11		7.5	10	mA
Regulator Output Voltage		4.5	5.0	5.5	V
Regulator Output Line Regulation (ΔV_8)	V_+ from 10 V to 16 V V_+ from 6.3 V to 16 V		6.0 12	20 50	mV mV
Regulator Output Load Regulation (ΔV_8)	I_8 from 10 mA to 0		40		mV

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, $T_A = 25^\circ$ C, unless otherwise noted

FREQUENCY TO VOLTAGE CONVERTER SECTION: (TEST CIRCUIT 2)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Tachometer (-) Input Bias Voltage			2.4		V
Tachometer (+) Input Bias Current	$V_5 = V_3$		1.0	10	μ A
Tachometer input Positive Threshold	$(V_5 - V_3)$	10	25	50	mV _{pk}
Tachometer Input Hysteresis		20	50	100	mV _{pk-pk}
Pulse Timing ON Resistance	$V_6 = 1$ V		300	500	Ω
Pulse Timing Switch Threshold		45	50	55	% V_8
Output Pulse Rise Time			0.3		μ s
Output Pulse Fall Time			0.1		μ s
Pulse Output LOW Saturation (V_7)			0.13	0.25	V
Pulse Output HIGH Saturation ($V_8 - V_7$)			0.12	0.2	V
Pulse Output HIGH Source Current	$V_7 = 1$ V	-340	-260	-180	μ A
Frequency-to-Voltage Conversion Supply Voltage Stability (Note 1)	$V_{FV} = 0.25 V_8$ (Note 2) V_+ from 10 V to 16 V		0.1		%
Frequency-to-Voltage Conversion Temperature Stability (Note 3)	$V_{FV} = 0.25 V_8$ (Note 2) T_A from -40° C to $+85^\circ$ C		0.3		%

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, $T_A = 25^\circ$ C, unless otherwise noted

MOTOR DRIVE SECTION: (TEST CIRCUIT 3)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage				± 20	mV
Input Bias Current			0.1	10	μ A
Common Mode Range		0.8		2.5	V
Motor Drive Output Saturation	$I_{11} = 300$ mA		1.3	1.6	V
Motor Drive Output Leakage	$V_{11} = V_{10} = 16$ V			5	μ A
Flyback Diode Leakage	$V_{10} = 16$ V, $V_{11} = 0$ V			30	μ A
Flyback Diode Clamp Voltage	$I_{11} = 300$ mA Motor Drive Output Off		1.1	1.3	V

FAIRCHILD • μ A7392

μ A7392, μ A7392C

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, $T_A = 25^\circ$ C unless otherwise noted

PROTECTIVE CIRCUITS: (TEST CIRCUIT 4)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Thermal Shutdown Junction Temperature	Note 4		160		$^\circ$ C
Overvoltage Shutdown	Note 4	18	21	24	V
Stall Timer Threshold Voltage	Note 5	2.5	2.9	3.5	V
Stall Timer Threshold Current	Note 5		0.3	3.0	μ A

μ A7392 ONLY

ELECTRICAL CHARACTERISTICS: $V_+ = 14.5$ V, -55° C $\leq T_A \leq +125^\circ$ C, unless otherwise noted

VOLTAGE REGULATOR SECTION: (TEST CIRCUIT 1)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current	Excluding Current into Pin 11		7.5	12	mA
Regulator Output Voltage		4.5	5.0	6.0	V
Regulator Output Line Regulation (ΔV_B)	V_+ from 10 V to 16 V V_+ from 6.3 V to 16 V		6.0 12	20 50	mV mV
Regulator Output Load Regulation (ΔV_B)	I_B from 10 mA to 0		40	100	mV

FREQUENCY TO VOLTAGE CONVERTER SECTION: (TEST CIRCUIT 2)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Tachometer (-) Input Bias Voltage			2.4		V
Tachometer (+) Input Bias Current	$V_5 = V_3$		1.0	15	μ A
Tachometer Input Positive Threshold	$(V_5 - V_3)$	10	25	50	mV _{pk}
Tachometer Input Hysteresis		20	50	100	mV _{p-p}
Pulse Timing ON Resistance	$V_6 = 1$ V		300	670	Ω
Pulse Timing Switch Threshold		45	50	55	% V_B
Output Pulse Rise Time			0.3		μ s
Pulse Fall Time			0.1		μ s
Pulse Output LOW Saturation (V_7)			0.13	0.25	V
Pulse Output HIGH Saturation ($V_8 - V_7$)			0.12	0.2	V
Pulse Output HIGH Source Current	$V_7 = 1$ V	-370	-260	-150	μ A
Frequency-to-Voltage Conversion Supply Voltage Stability (Note 1)	$FFV = 0.25 V_B$ (Note 2) V_+ from 10 V to 16 V		0.1		%
Frequency-to-Voltage Conversion Temperature Stability (Note 3)	$VFV = 0.25 V_B$ (Note 2) T_A from -40° C to $+85^\circ$ C		0.3		%

FAIRCHILD • μ A7392

μ A7392 ONLY

ELECTRICAL CHARACTERISTICS Cont. : $V_+ = 14.5\text{ V}$, $-55^\circ\text{C} \geq T_A \leq +125^\circ\text{C}$, unless otherwise noted.

MOTOR DRIVE SECTION: (TEST CIRCUIT 3)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage				+30	mV
Input Bias Current			0.1	10	μ A
Common Mode Range		0.8		2.5	V
Motor Drive Output Saturation	$I_{11} = 300\text{mA}$		1.3	1.6	V
Motor Drive Output Leakage	$V_{11} = V_{10} = 16\text{ V}$			10	μ A
Flyback Diode Leakage	$V_{10} = 16\text{ V}$, $V_{11} = 0\text{ V}$			30	μ A
Flyback Diode Clamp Voltage	$I_{11} = 300\text{mA}$ Motor Drive Output Off		1.1	1.3	V

PROTECTIVE CIRCUITS: (TEST CIRCUIT 4)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Thermal Shutdown Junction Temperature	Note 4		160		$^\circ\text{C}$
Overvoltage Shutdown	Note 4	18	21	24	V
Stall Timer Threshold Voltage	Note 5	1.8	2.9	4.0	V
Stall Timer Threshold Current	Note 5		0.3	4.0	μ A

NOTES:

1. Frequency-to-Voltage Conversion, Supply Voltage Stability is defined as:

$$\frac{V_{FV}(16\text{ V})}{V_B(16\text{ V})} - \frac{V_{FV}(10\text{ V})}{V_B(10\text{ V})} \div \frac{V_{FV}(14.5\text{ V})}{V_B(14.5\text{ V})} \times 100\%$$

2. V_{FV} is the integrated dc output voltage from the pulse generator (Pin 7)

3. Frequency-to-Voltage Conversion Temperature Stability is defined as:

$$\frac{V_{FV}(85^\circ\text{C})}{V_B(85^\circ\text{C})} - \frac{V_{FV}(-40^\circ\text{C})}{V_B(-40^\circ\text{C})} \div \frac{V_{FV}(25^\circ\text{C})}{V_B(25^\circ\text{C})} \times 100\%$$

4. "Motor Drive" circuitry is disabled when these limits are exceeded. If the condition continues for the duration set by the external stall timer components, the circuit is latched off until reset by temporarily opening the power supply input line.

5. If stall timer protection is not required, Pin 14 should be grounded.

THERMAL DATA


θ_{JA} THERMAL RESISTANCE, JUNCTION TO AMBIENT

PLASTIC (9A)

CERAMIC (6A)


	TYP	MAX	
	70	80	$^\circ\text{C/W}$
	100	120	$^\circ\text{C/W}$

BLOCK DIAGRAM




TYPICAL PERFORMANCE CURVES


OVERVOLTAGE SHUTDOWN VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE



STALL TIMER THRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




STALL TIMER THRESHOLD CURRENT AS A FUNCTION OF JUNCTION TEMPERATURE




TYPICAL PERFORMANCE CURVES (Cont'd.)


SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




REGULATOR OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




REGULATOR OUTPUT VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE




TACHOMETER INPUT HYSTERESIS AS A FUNCTION OF JUNCTION TEMPERATURE




FLYBACK DIODE (D3) CURRENT AS A FUNCTION OF FLYBACK DIODE VOLTAGE




MOTOR DRIVE OUTPUT ON CURRENT AS A FUNCTION OF MOTOR DRIVE OUTPUT ON VOLTAGE



MOTOR DRIVE OUTPUT ON VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE



TYPICAL APPLICATION USING MAGNETIC TACHOMETER



TYPICAL COMPONENT VALUES:


$$C_p = \frac{1}{4 R_p f}$$

$C_f = 10 C_p$ to $1000 C_p$ depending on system requirements


$$C_s = \frac{2 \times \text{stall time-out}}{R_S}$$

$$R_{\text{Motor}} \geq 5 \Omega$$


TEST CIRCUIT 1




TEST CIRCUIT 2



TEST CIRCUIT 3



TEST CIRCUIT 4



TAA630S

PAL CHROMA DEMODULATOR



FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The TAA630S is a synchronous demodulator for direct drive of color video output stages. It is constructed on a single silicon chip using the Fairchild Planar* epitaxial process. The TAA630S is designed for use in color television receivers operating on the Phase Alternate Line (PAL) system. This circuit consists of two synchronous demodulators, a decoding matrix, a PAL switch with internal multivibrator and a color killer switch.

- **DOUBLE BALANCED SYNCHRONOUS DEMODULATOR**
- **INTERNAL DECODING MATRIX**
- **EMITTER FOLLOWER OUTPUTS**
- **INTERNAL PAL SWITCH**
- **INTERNAL COLOR KILLER**
- **PROVISION FOR OUTPUT DC LEVEL MATCHING**

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 1)	13.2 V
Internal Power Dissipation (Note 1)	550 mW
Color Difference Output Currents	5.0 mA
Voltage on Identification Input	5.0 V
Current Into Identification Input	1.0 mA
Operating Temperature Range	–20°C to +60°C
Storage Temperature Range	–55°C to +125°C
Pin Temperature (Soldering, 10 s)	260°C



*Planar is a patented Fairchild process.

FAIRCHILD • TAA630S


ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{V}$, See Test Circuit, unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (I_6)			32		mA
Color Difference Gain	$V_g = V_{13} = 50\text{ mV p-p}$ $f = 4.4\text{ MHz}$		7.0 1.78 Note 2		
R-Y Channel					
B-Y Channel/R-Y Channel					
G-Y Channel					
Maximum Color Difference Output Voltage	Notes 3, 4		3.2 4.0 1.8		V_{p-p} V_{p-p} V_{p-p}
R-Y Output (V_4 p-p)					
B-Y Output (V_7 p-p)					
G-Y Output (V_5 p-p)					
Color Difference DC Output Voltage			Adjustable to V_7 7.4		V
R-Y Output (V_4)	Note 5				
B-Y Output (V_7)					
G-Y Output (V_5)	Note 5				
Input Resistance of Chroma Inputs (R_9, R_{13})	$V_g = V_{13} = 20\text{ mV RMS}$	800			Ω
Input Capacitance of Chroma Inputs (C_9, C_{13})	$f = 4.4\text{ MHz (sinusoidal)}$			10	pF
Output Resistance at Color Difference Terminals (R_4, R_5, R_7)				100	Ω
Input Resistance of Reference Inputs (R_2, R_8)	Note 7	660		1250	Ω
Peak-to-Peak PAL Switch Output Voltage (V_3 p-p)	Note 6		2.5		V_{p-p}
Activation Threshold Voltage (V_1)	Identification circuit is active	0.75			V
Activation Threshold Current (I_1)		80			μA
Deactivation Threshold Voltage (V_1)	Identification circuit is inactive			0.4	V
DC Voltage at Color Killer Input (V_{10}):					
Color On		0.9			V
Color Off				0.3	V


NOTES:

1. 16 V is permissible during warm-up.
2. G-Y Output is typically equal to -0.51 (R-Y) -0.19 (B-Y).
3. Gain is equal to 0.7 of small signal gain.
4. Reference input (V_2 p-p and V_8 p-p) range is 0.5 V to 2.0 V.
5. To be adjusted with a variable voltage ($V \leq 1.2$ V) or with resistors connected between pin 11 and ground for G-Y and pin 12 and ground for R-Y.
6. $f_{out} = 0.5 \times$ Line Pulse Frequency, $V_{14} = V_{15} = -2.5$ V to -5.0 V (Peak), PAL identification signal required, $V_1 = 2.0$ to 6.0 V p-p.
7. $V_2 = V_8 = 400$ mV RMS, $f = 4.4$ MHz (sinusoidal).

TEST CIRCUIT




BLOCK DIAGRAM



4

TYPICAL APPLICATION



TBA510

CHROMA PROCESSING CIRCUIT


FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The TBA510 is a monolithic integrated circuit designed to perform the chrominance amplifier function for television receivers. It is constructed on a single silicon chip using the Fairchild Planar* epitaxial process. A dc chroma gain control, which can be ganged to the receiver contrast control, is provided. Also incorporated is a variable gain automatic color control (ACC) stage, chroma blanking, burst gating, burst output stage. Two single output transistors provide burst and chroma output.


- DC CHROMA CONTROL
- PAL DELAY LINE DRIVER
- ACC AMPLIFIER
- COLOR KILLER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	13.2 V
Internal Power Dissipation	550 mW
Current into Chroma Delay Line Driver (Collector)	20 mA
Current into Color Burst Output (Collector)	20 mA
Current out of Color Burst Output (Emitter)	20 mA
Current out of Chroma Delay Line Driver (Emitter)	20 mA
Operating Temperature Range	-20°C to +60°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature (Soldering, 10 s)	260°C




BLOCK DIAGRAM




*Planar is a patented Fairchild process.

EQUIVALENT CIRCUIT



○ = Pin Numbers

APPLICATION INFORMATION



The function is quoted against the corresponding pin number.

1. **Positive 12 V supply**
2. **A.C.C. control potential input**
The potential required at pin 2 for maximum gain is about 2.5 V; gain reduction occurs when this potential is reduced; $Z_{in} > 50\text{ k}\Omega$.
3. **A.C.C. bias ripple compensation**
The internal A.C.C. circuit consists of differential pair. The "cold" side is established internally at +2.5 V and is brought out on pin 3. This enables a decoupling capacitor to be connected and returned to the point which secures the lowest supply line ripple amplitude injection into the A.C.C. loop.
4. **Chroma signal input**
The allowable input voltage range is from 15 mV to 300 mV peak-to-peak with a color bar signal. The input impedance is greater than $2\text{ k}\Omega$.
5. **Color killer switching input**
The input impedance is greater than $50\text{ k}\Omega$. Color "on" 2.5 to 4 V; color "off" 0 to 1.8 V. The chroma signal suppression when killed is greater than 50 dB.
6. **Emitter decoupling network**
The series network decouples an emitter of an amplifier stage in the chroma channel. The value of resistance influences the chroma channel gain.
7. **No connection**
Not to be used as a tie point. It is recommended that pins 7 and 10 be grounded.
8. **Delay line driver (collector)**
Supplies the chroma signal drive to the delay line driver transformer, the "cold" end of which is connected to +12 V. The maximum permitted voltage excursion at this pin is 20 V peak. Maximum current, 12 mA peak.
9. **Delay line driver (emitter)**
Supplies the chroma to the network which provides the non-delayed signal to the delay line output transformer. The emitter is established internally at a potential of $6.8 \pm 1.0\text{ V}$ and the external network, which must incorporate a resistive dc path to ground, must not demand more than 20 mA peak current.
10. **No connection**
Not to be used as a tie point. (See pin 7.)
11. **Color burst output (collector)**
If a low impedance color burst is required (from the emitter of the color burst output, pin 12) pin 11 will be connected to the +12 V supply. The maximum voltage and current excursions permitted on pin 11 are 20 V peak and 20 mA peak.
12. **Color burst output (emitter)**
An external load resistor of $2.0\text{ k}\Omega$ is required connected to ground and dc potential of $7.7 \pm 1.0\text{ V}$ is established on pin 12 due to the internal circuitry. The burst output voltage is 1.0 V peak-to-peak.
13. **Burst gate gating pulse**
The horizontal flyback pulse can be used as a source of gating waveform. A negative-going pulse of not greater than 5.0 V amplitude is necessary, the input impedance is $4.0\text{ k}\Omega$ and the switching level is between -2.2 V and -5.0 V.
14. **Chroma blanking pulse input**
A negative going horizontal flyback pulse can be used here. Its amplitude should not exceed -5.0 V. The input impedance at this pin is $2.0\text{ k}\Omega$ and the switching level is about -1.0 V. During scan time, the dc voltage on this pin should not be negative.
15. **Chroma saturation control**
The dc control voltage range required is from 1.5 to 4.5 V (highest gain at 4.5 V). The input impedance is $> 50\text{ k}\Omega$ and a control range from +6.0 to -30 dB is given.
16. **Ground**

TBA520

PAL TV CHROMA DEMODULATOR


FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The TBA520 is a synchronous demodulator for direct drive of color video output stages. It is constructed on a single silicon chip using the Fairchild Planar* epitaxial process. The TBA520 is designed for use in color television receivers, operating on the Phase Alternate Line (PAL) system. This circuit consists of two synchronous demodulators, a decoding matrix and a PAL switch with internal multivibrator.


- **DOUBLE BALANCED SYNCHRONOUS DEMODULATOR**
- **INTERNAL DECODING MATRIX**
- **INTERNAL PAL SWITCH**
- **PROVISION FOR OUTPUT DC LEVEL MATCHING**

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	13.2 V
Internal Power Dissipation	550 mW
Voltage on Identification Input	5.0 V
Current into Identification Input	1.0 mA
Operating Temperature Range	-20°C to +60°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature (Soldering, 10 s)	260°C



EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

APPLICATION INFORMATION

The function is quoted against the corresponding pin numbers.

1. **Identification bias**
The input current required to stop the flip-flop, "Ident on": $I_{on} \geq 80 \mu A$. For "Ident off": $V_{off} = -5.0$ to $+0.4 V$.
2. **R-Y subcarrier reference input**
An 1.0 V peak-to-peak signal is required via a dc blocking capacitor. Under no circumstances should this signal be less than 0.5 V peak-to-peak. The input resistance at this pin is typically 1 k Ω .
3. **PAL square wave output** The amplitude is 2.5 V peak-to-peak from an emitter follower.
4. **R-Y signal output (G-Y at pin 5 and B-Y at pin 7)**
No external dc load needed except that direct connection must be made via the low pass filter to the R G B matrix of the TBA530. The signals produced are in the following ratios:

$$V_{B-Y} = 1.3 V_{R-Y}$$

$$(a) V_{G-Y} = 0.76 V_{R-Y}$$

$$(b) V_{G-Y} = 0.26 V_{R-Y}$$

Condition (a) refers to (B-Y) + (R-Y) addition in the G-Y matrix. Condition (b) refers to the phase reversed (R-Y) input signal where (G-Y) is obtained by subtraction.

The dc levels should each be adjusted, starting with the (B-Y) to +7.5 V at nominal supply voltage.

The maximum peak-to-peak voltages for the condition $m \geq 0.7$ (m = ratio of minimum to maximum differential gains) are:

$$V_{R-Y}(pk-pk) = 3.2 V$$

$$V_{G-Y}(pk-pk) = 1.8 V$$

$$V_{B-Y}(pk-pk) = 4.0 V$$

The output impedance for each signal is 2.7 k Ω .


The drifts in dc levels of the color difference output signals for a change in ambient temperature of 40°C (after equilibrium is reached from switch-on) are typically:

Absolute shift	-50 to +50 mV
V_{R-Y} relative to V_{B-Y}	-20 to +20 mV
V_{G-Y} relative to V_{B-Y}	-20 to +20 mV
V_{R-Y} relative to V_{G-Y}	-20 to +20 mV

The changes in dc level with supply voltage are approximately linear and track together.

The -3.0 dB bandwidth of the color difference signals is 1.5 MHz.

5. **G-Y signal output** (see pin 4)
6. **Positive supply**
Also dc level setting for B-Y output (pin 7). The maximum allowable voltage on this pin is 13.2 V. The minimum supply voltage to insure setting the B-Y output dc level correctly (+7.5 V) is 11.6 V (in such case R_S would be set to zero).
7. **B-Y signal output** (see pin 4)
8. **B-Y subcarrier reference input** The requirements here are identical with those for pin 2.
9. **Chrominance B-Y input signal**
An input signal up to 360 mV peak-to-peak (color bars) is advisable. For driving the TBA530 an input signal of 160 mV is required.
10. **Internally connected** No external connection should be made.
11. **DC level setting for G-Y output signal** (circuit diagram on page 2).
12. **DC level setting for R-Y output** (see circuit diagram on page 2).
13. **Chrominance R-Y input signal**
An input signal up to 500 mV peak-to-peak (color bars) is advisable. The input impedance is the same as for pin 9.
14. **Line pulse input** (flip-flop synchronizing)
A 4.0 V peak negative going line flyback pulse should be applied via separate 10 nF capacitors to pins 14 and 15. Pulse amplitude to lie between 3.0 V and 4.5 V peak-to-peak.
15. **Line pulse input** (see pin 14).
16. **Ground.**



TBA530

RGB MATRIX PREAMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The TBA530 is an integrated circuit for color T.V. receivers incorporating a matrix preamplifier for RGB cathode or grid drive of the picture tube without clamping circuits. The chip layout has been designed to insure tight thermal coupling between all the transistors in each channel to minimize and equalize thermal drifts between channels.

This device is constructed on a single silicon chip using the Fairchild Planar* epitaxial process and is designed to be driven from the TBA520 or TBA990 synchronous demodulators.


- **THREE MATCHED CHANNELS FOR MATRIXING**
- **MATCHED FREQUENCY RESPONSE**
- **MATCHED TEMPERATURE STABILITY**
- **DIRECT DRIVE OF RGB OUTPUT TRANSISTORS WHEN USING TBA520 OR TBA990**
- **RGB DRIVE WITH OR WITHOUT CLAMPING**

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	13.2 V
Supply Currents (I_1, I_{11}, I_{14})	10 mA
Supply Currents (I_{10}, I_{13}, I_{16}) (Note 1)	50 mA
Total Power Dissipation (Note 1)	400 mW
Storage Temperature	-55°C to +125°C
Operating Ambient Temperature	-20°C to +60°C
Pin Temperature (Soldering, 10 s)	260°C

NOTE:

1. In case of breakdown in the output transistors, 50 mA MAX is permitted from pins 10, 13 and 16 each to pin 8. P_D is then 500 mW MAX.



EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • TBA530

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_B = 12\text{V}$, see application circuit.


Black level settings: $V_{R-Y} = V_{G-Y} = V_{B-Y} = 7.5\text{V}$, $V_Y = 1.5\text{V}$

CHARACTERISTICS	MIN	TYP	MAX	UNITS
Supply Current I		30		mA
Required Input Signals				
R-Y (V_2)		1.4		V_{pk-pk}
G-Y (V_3)		0.82		V_{pk-pk}
B-Y (V_4)		1.78		V_{pk-pk}
Y (V_5)		1.0		V_{pk-pk}
Gain of Channels				
(B-Y; G-Y, R-Y) at $f = 0.5\text{ MHz}$ (Note 2)		100		
Gain Ratio Luminance to Each Color Amplifier		1.0		
DC Output Voltage, Each Channel		165		V
Input Resistance (Color) $f = 1\text{ kHz}$ (R2, R3, R4)		60		$k\Omega$
Input Resistance (Luminance) $f = 1\text{ kHz}$ (R5)		20		$k\Omega$
Input Capacitance (Color) $f = 1\text{ kHz}$ (C2, C3, C4)		3.0		pF
Input Capacitance (Luminance) $f = 1\text{ kHz}$ (C5)		10		pF
Bandwidth, Each Channel 3 dB		6.0		MHz

NOTE:


2. Gain is defined as the voltage ratio between the input signals at pins 2, 3, 4 and the output signals at the collectors of the output transistors.

BLOCK DIAGRAM



FAIRCHILD • TBA530

APPLICATION CIRCUIT



NOTE:
When using a socket for the IC, shut off the power supplies before inserting or changing devices.

FAIRCHILD • TBA530

APPLICATIONS INFORMATION

The function is quoted against the corresponding pin number:

- 1. Output load resistor, red signal** (pin 11, blue signal; pin 14, green signal). Resistors (47 k Ω , 1 W) connected to +235 V provide the high value loads for the internal amplifying stages. The nominal operating potential on these pins is defined by an internal Zener type junction and the dc feedback and is approximately +8 V. The maximum current which can be allowed at each of these pins is 10 mA.
- 2. R-Y input signal** (pin 3: G-Y input signal, pin 4: B-Y input signal). This signal is fed via a low-pass filter from the TBA520 or TBA990 demodulator having a dc level of +7.5 V and an amplitude of 1.40 V_{pk-pk}.
- 3. G-Y input signal** The dc black level of this signal is +7.5 V and its amplitude is 0.82 V_{pk-pk} (pin 2).
- 4. B-Y input signal** The dc black level of this signal is +7.5 V and its amplitude is 1.78 V_{pk-pk} (pin 2).
- 5. Luminance signal input** The dc level on this pin for picture black is +1.5 V. The required signal amplitude is 1.0 V black-to-white with negative-going sync (or blanking) for cathode drive as shown.
- 6. Ground**
- 7. Current feed point** — A current of approximately 2.5 mA is required at this pin, fed via a 3.9 k Ω resistor from +12 V, to bias the internal differential amplifiers. A decoupling capacitor of 4.7 nF is necessary.
- 8. Positive 12 V supply** — Maximum supply voltage permitted, 13.2 V.
- 9. Blue channel feedback** (pin 12, green channel; pin 15, red channel). The dc working points and gains of both the output stages and the IC amplifier stages are stabilized by the feedback circuits. The black level potentials at the collectors of the output stages (tube cut-off) are adjusted by correctly setting the dc level of the color difference signals produced by the demodulator IC. The gains of the RGB output stages are adjusted to give the correct white temperature setting on the picture tube by adjusting the 1.5 k Ω resistor in the feedback paths. (See applications circuit)
- 10. Blue signal output** (green and red signal outputs on pins 13 and 16). These pins internally connected with pins 11, 14 and 1 respectively via Zener type junctions to give a dc level shift appropriate for driving the output transistor bases directly. To by-pass the Zener junctions at high frequencies three 10 nF capacitors are required.
- 11. Output load resistor, blue channel** (see pin 1).
- 12. Green channel feedback** (see pin 9).
- 13. Green channel output** (see pin 10).
- 14. Output load resistor, green channel** (see pin 1).
- 15. Red channel feedback** (see pin 9).
- 16. Red signal output** (see pin 10).

BRIEF PERFORMANCE DETAILS AND COMMENTS

- Spread of the ratio of voltage gains for color difference and luminance signal inputs 0.9 to 1.1.
- Very careful attention to ground paths should be given, avoiding common impedances between the input (decoder) side and the output stages. Also, to enable matched performance to be achieved, a symmetrical board and component layout should be adopted for the three output stages. To compensate for the effect upon high frequency response of inevitable differences, e.g., the absence of a potentiometer in one of the stages, the compensating capacitors (C) may be appropriately selected for any given board layout.
- The signal black level at the collectors of the RGB output stages depends upon the +12 V supply, the dc level of the color difference signals from the demodulator IC and the black level potential of the luminance signal applied to the TBA530 matrix IC. The dc levels of the signals produced and handled by the ICs are designed to have approximately proportional tracking with the 12 V supply potential.

$$\text{i.e., } \frac{\Delta V (\text{dc level, signal})}{\Delta V_{+}} \approx \frac{V_{\text{nom}} (\text{dc level, signal})}{12}$$

To ensure that changes in picture black level due to variations on the 12 V supply to the ICs occur in a predictable way, all the ICs should be operated from a common supply line. This is specially important for the TBA520 or TBA990 and TBA530. Furthermore, to limit the changes in picture black level during receiver operation, the 12 V supply should have a stability of not worse than $\pm 3\%$ due to operational variations, and preferably be tracked with the screen-grid supply of the picture tube.

TBA540

REFERENCE COMBINATION


FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The TBA540 is an integrated reference oscillator circuit for PAL color television receivers. It incorporates an automatic phase and amplitude controlled crystal oscillator. The half-line frequency synchronous demodulator circuit compares the phases and amplitude of the swinging burst ripple with the PAL flip-flop waveform, and generates appropriate ACC, color killer and identification signals. The use of synchronous demodulation for these functions permits high noise immunity. This circuit is constructed on a single silicon chip using the Fairchild Planar* process.


- COMPLETE SUBCARRIER REGENERATOR
- ACC AMPLIFIER
- COLOR KILLER
- AUTOMATIC PHASE CONTROL LOOP

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	13.2 V
Total Power Dissipation at $T_A = 50^\circ\text{C}$	680 mW
Storage Temperature	-55 to +125° C
Operating Ambient Temperature	-20 to +60° C
Pin Temperature (Soldering, 10 s)	260° C




BLOCK DIAGRAM



*Planar is a patented Fairchild process.

EQUIVALENT CIRCUIT - TBA540



APPLICATION INFORMATION

The function is quoted against the corresponding lead number.

1. **Oscillator Feedback Output**
The crystal receives its energy from this lead. The input impedance is approximately 2 k Ω in parallel with 5 pF.
2. **Reactance Control Stage Feedback**
This lead is fed internally with a sinewave derived from the reference input (lead 6) and controlled in amplitude by the internal reactance control circuit. The phase of the feedback from lead 2 to the crystal via C1 is such that the value of C1 is effectively increased. Lead 2 is held internally at a very low impedance, therefore, the tuning of the crystal is controlled automatically by the amplitude of the feedback waveform and its influence on the effective value of C1.
3. **Positive 12 V Supply**
The maximum voltage must not exceed 13.2 V.
4. **Reference Waveform Output**
This lead is driven internally by the regenerated subcarrier waveform in R-Y phase. An output amplitude of nominally 1.5 V peak-to-peak is produced at low impedance. No dc load to ground is required. A dc connection between leads 4 and 6 is, however, necessary via the bifilar coupling inductor. The function of this inductor is to produce, on lead 6, a signal of equal amplitude and opposite phase $[-(R-Y)]$ to that on lead 4. A center tap on the inductor, connected to ground via a dc blocking capacitor, is therefore necessary.
5. **Burst Waveform Input**
A burst waveform amplitude of 1 V peak-to-peak is required to be ac coupled to this lead. The amplitude of the burst will normally be controlled by the adjustment and operation of the ACC circuit. The input impedance at this lead is approximately 1 k Ω and a threshold level of 0.7 V must be exceeded before the burst signal becomes effective. A dc bias of 400 mV is internally derived for lead 5. The absolute level of the tip of the burst at lead 5 will normally reach 1.25 V (1.5 V peak-to-peak burst amplitude). Under abnormal conditions, the burst amplitude should not be allowed to exceed 3 V peak-to-peak and a limiting condition will be reached in the IC which inhibits the performance of the phase lock loop.
6. **Reference Waveform Output**
This lead requires a reference waveform in the $-(R-Y)$ phase, derived from lead 4 via a bifilar transformer (see lead 4), to drive the internal balanced reactance control stage. A dc connection between leads 4 and 6 must be made via the transformer.
7. **Color Killer Output**
This pin is driven from the collector of an internal switching transistor and requires an external load resistor (typical 10 k Ω) connected to +12 V. The unkilld and killed voltages on this lead are then +12 V and < 250 mV respectively. (The voltage on lead 9 at which switching of the color killer output on lead 7 occurs is nominally +2.5 V.)
8. **PAL Flip-Flop Square Wave Input**
A 2.5 V peak-to-peak square wave derived from the PAL flip-flop (in the TBA520 demodulator IC) is required at this lead, ac coupled via a capacitor. The input impedance is about 3.3 k Ω .
9. **ACC Output**
An emitter follower provides a low impedance output potential which is negative-going with a rising burst input amplitude. With zero input signal, the dc potential produced at lead 9 is set to be +4 V (RV1). The appearance of a burst signal on lead 5 will cause the potential on lead 9 to go in a negative direction in the event that the PAL flip-flop is identified to be in the correct phase. The range of potential over which full ACC control is exercised at lead 9 is determined by the control characteristics of the ACC amplifier (i.e. for the TBA560C from 1 V to 0.2 V). The potential at lead 9 will fall to a value within this range as the burst input signal is stabilized at 1.5 V peak-to-peak. The latter condition is achieved by correct adjustment of RV2. If, however, the PAL flip-flop phase is wrong, the potential on lead 9 will move positively. The potential divider R5, R6 will then operate a PAL switch cutoff function in the TBA520 demodulator IC. The switching of the color killer output at lead 7 is designed to occur as the potential on lead 9 moves past +2.5 V.
10. **ACC Level Setting**
The network connected between leads 10 and 12 balances the ACC circuit and RV1 is adjusted to give +4 on lead 9 with no burst input signal to lead 5. C5 provides filtering.
11. **ACC Gain Control**
RV2 is adjusted to give the correct amplitude of burst signal on lead 5 (1.5 V peak-to-peak) under ACC control.
12. See lead 10.
13. See lead 14.
14. **DC Control Points in Reference Control Loop**
Leads 13 and 14 are connected to opposite sides of a differential amplifier circuit and are brought out for the purposes of dc balancing the reactance stage and the connection of the bandwidth-determining filter network. The conventional double time constant filter networks are R2, C2, R3, C3, and R4, C4. The dc potentials on these leads are nominally +7.2 V.
15. **Oscillator Feedback Input**
The input impedance at this lead is nominally 3.5 k in parallel with 5 pF. No dc connection is required on this lead. The signal voltage ratio in the IC between lead 15 and lead 1 is nominally 4.7 times.
16. **Negative Supply (Ground)**

PERFORMANCE AND COMMENTS

Initial Adjustment

- (a) Remove burst signal.
- (b) Short circuit leads 13-14. Adjust oscillator to correct frequency by C1. Remove short circuit.
- (c) Set the ACC level adjustment RV1, to give +4 V on lead 9.
- (d) Apply burst signal.
- (e) Adjust ACC gain, RV2, to give a burst amplitude of 1.5 V peak-to-peak on lead 5.

Phase Lock Loop Performance

- (a) Phase difference between reference and burst signals for ± 400 Hz deviation of crystal frequency, $\pm 10^\circ$.
- (b) Typical holding range, ± 600 Hz.
- (c) Typical pull in range, ± 300 Hz.
- (d) Temperature coefficient of oscillator frequency, IC only, 2 Hz/ $^\circ$ C.

TBA560C

LUMINANCE AND CHROMINANCE CONTROL COMBINATION

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION — The TBA560C is a monolithic integrated circuit used in the decoding system of color television receivers. It is constructed on a single silicon chip using the Fairchild Planar* process. The circuit consists of a luminance and a chroma amplifier. The luminance amplifier input is matched to the delay line. DC contrast, brightness, black level clamping, blanking, and beam current limiting functions are provided by the luminance amplifier portion of the circuit. The chroma amplifier performs functions such as gain controlled amplification, chroma gain control tracked with contrast control, separate saturation control, PAL delay line driver, burst gating and color killer.

- DC CONTRAST CONTROL
- DC BRIGHTNESS CONTROL
- BLACK LEVEL CLAMPING
- BEAM CURRENT LIMITING
- COLOR KILLER
- PAL DELAY LINE DRIVER
- CHROMA GAIN/CONTRAST TRACKING


ABSOLUTE MAXIMUM RATINGS (Cont'd on Page 2)

Supply Voltage (Note 1)
 Total Power Dissipation (Note 1)
 Storage Temperature
 Operating Ambient Temperature
 Pin Temperature (Soldering, 10 s)

13 V
 510 mW
 -55 to +125°C
 0 to +60°C
 260°C



BLOCK DIAGRAM



FAIRCHILD • TBA560C

ABSOLUTE MAXIMUM RATINGS (Cont'd)

Voltages

V _{1 - 16}	0 to +5.0 V	V _{10 - 16}	-5.0 V
V _{2 - 16}	0 to +12 V (Note 2)	V _{12 - 16}	-5.0 to +6.0 V
V _{4 - 16}	0 to +6.0 V	V _{13 - 16}	-3.0 to +6.5 V (Note 2)
V _{6 - 16}	0 to +3.0 V	V _{14 - 16}	-5.0 V
V _{8 - 16}	-5.0 to +5.0 V	V _{15 - 16}	0 to +5.0 V

Currents (Positive when flowing into the integrated circuit)

I ₁	0 to +1.0 mA	I ₉	-10 to 0 mA
I ₃	-1.0 to +3.0 mA	I ₁₀	+3.0 mA
I ₅	-5.0 to 0 mA	I ₁₄	+1.0 mA
I ₆	-1.0 to +1.0 mA	I ₁₅	0 to +1.0 mA
I ₇	-3.0 to +2.0 mA		

ELECTRICAL CHARACTERISTICS: T_A = 25°C, V_{11 - 16} = 12V, as shown in Test Circuit, unless otherwise specified.


CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	I ₁₁			30		mA
Required Input Signals						
Chrominance Input Signal (Peak-to-Peak Value)	V _{1 - 15} (p-p)			4 to 80		mV
Luminance Input Current (Black to White Value)	I ₃ (p-p)			1.5		mA
Contrast Control Voltage Range (for 20 dB of Control)	V _{2 - 16}		See Typical Performance Curves			
Brightness Control Voltage (Note 3)	V _{6 - 16}		See Typical Performance Curves			
Saturation Control Voltage Range (for 20 dB of Control)	V _{13 - 16}		See Typical Performance Curves			
Burst Keying Pulse (Positive) (Peak-to-Peak Value)	I ₁₀ (p-p)		0.05	1.0		mA
Flyback Blanking Pulses (Negative) (Peak-to-Peak Value)						
for 0 V Blanking Level at Lead 5	V _{8 - 16} (p-p)			-0.5		V
for 1.5 V Blanking Level at Lead 5	V _{8 - 16} (p-p)			-2.5		V
Color Killer	V _{13 - 16}				1.0	V
Automatic Chrominance Control Threshold (Note 4)	V _{14 - 16}			1.2		V
Obtainable Output Signals						
Luminance Output Voltage at Nominal Contrast (Peak-to-Peak Value)	V _{5 - 16} (p-p)	Note 5		3.0		V
Burst Signal (Peak-to-Peak Value)	V _{7 - 16} (p-p)	Note 6		1.0		V
Chrominance Signal at Nominal Contrast & Saturation (Peak-to-Peak Value)	V _{9 - 16} (p-p)	Note 5		1.0		V
3.0 dB Bandwidth of Chrominance and Luminance Amplifier				5.0		MHz
Change of Ratio, Luminance to Chrominance Signals at 10 dB Contrast Control				2.0		dB

NOTES:


1. Permissible while tubes are heating up: V_{11 - 16} (max) 16 V and P_{tot} (max) 700 mW.
2. V_{2 - 16} and V_{13 - 16} must always be lower than V_{11 - 16}.
3. When V_{6 - 16} is increased above 1.7 V the black level of the output signal remains at 2.7 V.
4. A negative going potential provides a 26 dB ACC range with negligible signal distortion. Maximum gain reduction is obtained at an input voltage of 500 mV typical.
5. Nominal setting: maximum contrast and/or saturation minus 6.0 dB.
6. Burst signal is kept constant at 1.0 V peak-to-peak by automatic gain control (AGC Circuit).

TYPICAL PERFORMANCE CURVES


**CONTRAST CONTROL
OF LUMINANCE AMPLIFIER**




**SATURATION OF
CHROMINANCE AMPLIFIER**



**CONTROL OF BLACK LEVEL
AT OUTPUT
LUMINANCE AMPLIFIER**



EQUIVALENT CIRCUIT - TBA560C



APPLICATION INFORMATION (Cont'd)

The function is quoted against the corresponding pin number.

1. **Balanced Chroma Signal Input** (in conjunction with lead 15)
This is derived from the chroma signal bandpass filter, designed to provide the balanced input. A differential input signal amplitude of at least 4 mV peak-to-peak is required on leads 1 and 15. Both leads require a dc potential of approximately +3.0 V. This is derived as a common-mode signal from a network connected to lead 7 (burst output). In this way, dc feedback is provided over the burst channel to stabilize its operation.
All figures for the chrominance signals are based on a color bar signal with 75% saturation: i.e. burst to chroma ratio of input signal is 1:2.
2. **DC Contrast Control**
With +3.7 V on this lead, the gain in the luminance channel is such that a 1.5 mA peak-to-peak input signal to lead 3 gives a luminance output signal amplitude on lead 5 of 3 V black to white. A variation of voltage on lead 2 between +6 V and +2 V gives a corresponding gain variation of +6 to > -14 dB. A similar variation in gain in the chroma channel occurs in order to provide the correct tracking between the two signals.
3. **Luminance Signal Input**
This terminal has a very low input impedance and acts as a current sink. The luminance signal from the delay line is fed via a series terminating resistor and must have about 1.5 mA black to white amplitude.
4. **Charge Storage Capacitor for Black Level Clamp**
Brightness control can also be achieved on this lead by inserting a negative going line flyback pulse, clipped by a diode to be rectangular, across a resistor of approximately 47 Ω in series with the storage capacitor (5.0 μ F). Variation of the amplitude of this pulse shifts the black level of the clamped luminance signal and thus controls the picture brightness.
5. **Luminance Signal Output**
An emitter follower provides a low impedance output signal of 3 V black to white amplitude at nominal contrast setting having a black level in the range 0 to +3 V. An external emitter load resistor is required, greater than 1 k Ω .
Black level shift at contrast control is typically in the range of ± 10 mV if the luminance input current during black level is about 0.75 mA. When this current has a different value a larger black level shift has to be taken into account. If the input current during black level differs 1 mA from the nominal value of 0.75 mA, the black level shift will be about 100 mV over the complete contrast control range. For smaller differences of the input current, the black level shift will be correspondingly smaller.
Black level shift with video signal content occurs only when the input signal is ac coupled. The value depends on the drive current amplitude and can be calculated from the figures given above (for maximum contrast; for a lower contrast setting the variation is correspondingly smaller).
Black level shift over an ambient temperature variation of 30°C is typically -140 mV.
6. **The DC Level of the Luminance Output Signal May be Controlled by the DC Potential Applied to this Lead.**
Over the range of potential +0.9 to +1.7 V, the black level of the luminance output signal (lead 5) is increased from 0 to +2.7 V. The output signal black level remains at +2.7 V when the potential on lead 6 is increased above +1.7 V.
7. **Burst Output**
A 1 V peak-to-peak burst (kept constant by the ACC system) is produced here. Also, to achieve good dc stability by negative feedback in the burst channel, the dc potential at this lead is fed back to leads 1 and 15 via the chroma input transformer. When limiting occurs, the burst amplitude is typically 3.0 V.
8. **Flyback Blanking Input Waveform**
Negative going horizontal and vertical blanking pulses may be applied here. If rectangular blanking pulses of less than -1 V negative excursion are applied, the signal level at the luminance output (lead 5) during blanking will be 0 V. However, if the blanking pulses applied to lead 8 have an amplitude of -2 to -3 V, the signal level at the luminance output during blanking will be +1.5 V.
9. **Chroma Signal Output**
With a 1 V peak-to-peak burst output signal (lead 7) and at nominal contrast and saturation setting (leads 2 and 13), the chroma signal output amplitude is 1 V peak-to-peak. An external dc network is required which provides negative feedback in the chroma channel via lead 12.
10. **Burst Gating and Clamping Pulse Input**
A positive pulse of minimum 50 μ A is required on this lead to provide gating in the burst channel and luminance channel black level clamp circuit. The timing and width of this current pulse should be such that no appreciable encroachment occurs into the sync pulse or picture line periods during normal operation of the receiver.
11. **+12 V Power Supply**
Correct operation occurs within the range 10 to 13 V. All signal and control levels have a linear dependency on supply voltage but, in any given receiver design, this range may be restricted due to considerations of tracking between the power supply variations and picture contrast and chroma levels. The power dissipation must not exceed 510 mW at 60°C ambient temperature.
12. **DC Feedback for Chroma Channel** (See lead 9)
13. **Chroma Saturation Control**
A control range of +6 to > -14 dB is provided over a range of dc potential on lead 13 from +2.7 to +6.2 V. Color killing is also done at this terminal by reducing the dc potential to less than +1 V, e.g. from the TBA540 color killer output terminal. The kill factor is min 40 dB.
14. **ACC Input**
A negative going potential gives a 26 dB range of ACC starting at +1.2 V and giving maximum gain reduction at an input voltage of typically 500 mV.
15. **Chroma Signal Input** (See lead 1)
16. **Negative Supply** (Ground)

TBA641

AUDIO AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The TBA641 is a monolithic integrated circuit designed for use as an audio power amplifier in portable radio receivers, tape recorders, record players and in industrial applications which require high output power, low distortion and high reliability performance.

Special features of the circuit include low quiescent current, self-centering bias operation at supply voltages ranging from 6 V to 12 V (16 V on TBA641 B11) and direct coupling of the input. The circuit requires a minimum of external components. It is constructed on a single silicon chip using the Fairchild Planar* process.

- **OUTPUT POWER 2.2 W (9 V – 4 Ω) – TBA641 A12**
- **OUTPUT POWER 4.5 W (14 V – 4 Ω) – TBA641 B11**
- **LOW DISTORTION**
- **LOW QUIESCENT CURRENT**
- **SELF-CENTERING BIAS**
- **HIGH INPUT IMPEDANCE**

ABSOLUTE MAXIMUM RATINGS


Supply Voltage (no signal)	12 V
Supply Voltage	12 V
Input Voltage	–0.5 V to V+
Peak Output Current	2A
Storage Temperature	–40° C to +150° C
Power Dissipation (T _A ≤ 25° C)	1.5 W
Power Dissipation (T _A = 70° C)	1.5 W
Power Dissipation (T _C = 70° C)	6 W
Max. Junction Temperature	150° C

TBA641 B11	
Supply Voltage (no signal)	18 V
Supply Voltage	16 V
Input Voltage	–0.5 V to V+
Peak Output Current	2.5A
Storage Temperature	–40° C to +150° C
Power Dissipation (T _A ≤ 25° C)	2.3 W
Power Dissipation (T _A = 70° C)	1.45 W
Power Dissipation (T _C = 70° C)	6 W
Max. Junction Temperature	150° C


THERMAL DATA (Typical)

TBA641 A12	
θ _{J-C} (thermal resistance junction to case)	13° C/W
θ _{J-A} (thermal resistance junction to ambient)	83° C/W

TBA641 B11	
θ _{J-C} (thermal resistance junction to case)	13° C/W
θ _{J-A} (thermal resistance junction to ambient)	55° C/W



EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • TBA641

TBA641 B11

ELECTRICAL CHARACTERISTICS: $V_+ = 14\text{ V}$, $R_L = 4\ \Omega$, $T_A = +25^\circ\text{C}$ unless otherwise specified. (See Test Circuit)




CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Total Supply Current	$P_{OUT} = 0$		16	32	mA
Quiescent Current of Output Transistors	$P_{OUT} = 0$		13		mA
Input Bias Current (Pin 7)			250		nA
DC Output Level (Pin 1)		6.5	7	8	V
Voltage Gain	$R_f = 0\ \Omega$		46		dB
Output Power	THD = 10%, $f = 1\text{ kHz}$, $A_V = 46\text{ dB}$	4	4.5		W
Total Harmonic Distortion	$P_{OUT} = 50\text{ mW}$, $f = 1\text{ kHz}$, $A_V = 46\text{ dB}$		0.3		%
	$P_{OUT} = 2\text{ W}$, $f = 1\text{ kHz}$, $A_V = 46\text{ dB}$		0.8		%
Equivalent Input Noise Voltage	$R_S = 22\text{ k}\Omega$, BW = 10 kHz		3.4		μV
Total Supply Current	$P_{OUT} = 4.5\text{ W}$		485		mA
Internal Feedback Resistors (see equivalent circuit)	R6		7		k Ω
	R3		35		Ω
Input Impedance (Pin 7)	$A_V = 46\text{ dB}$, $f = 1\text{ kHz}$		3		M Ω

TBA641 A12

ELECTRICAL CHARACTERISTICS $V_+ = 9\text{ V}$, $R_L = 4\ \Omega$, $T_A = 25^\circ\text{C}$ unless otherwise specified. (See Test Circuit)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Total Supply Current	$P_{OUT} = 0$		8	18	mA
Quiescent Current of Output Transistors	$P_{OUT} = 0$		6		mA
Input Bias Current (Pin 7)			100		nA
DC Output Level (Pin 1)		4	4.5	5	V
Voltage Gain	$R_f = 0\ \Omega$		46		dB
Output Power	THD = 10%, $f = 1\text{ kHz}$, $A_V = 46\text{ dB}$	1.8	2.2		W
Total Harmonic Distortion	$P_{OUT} = 50\text{ mW}$, $f = 1\text{ kHz}$, $A_V = 46\text{ dB}$		0.6		%
	$P_{OUT} = 1\text{ W}$, $f = 1\text{ kHz}$, $A_V = 46\text{ dB}$		0.6		%
Equivalent Input Noise Voltage	$R_S = 22\text{ k}\Omega$, BW = 10 kHz		2.5		μV
Total Supply Current	$P_{OUT} = 2.2\text{ W}$		340		mA
Internal Feedback Resistors (see equivalent circuit)	R6		7		k Ω
	R3		35		Ω
Input Impedance (Pin 7)	$A_V = 46\text{ dB}$, $f = 1\text{ kHz}$		3		M Ω


TYPICAL PERFORMANCE CURVES FOR TBA641 B11




FAIRCHILD • TBA641

TYPICAL PERFORMANCE CURVES FOR TBA641 B11 (Cont'd)


C_b AS A FUNCTION OF R_f FOR VARIOUS VALUES OF BANDWIDTH




OUTPUT POWER AS A FUNCTION OF INPUT VOLTAGE




POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF OUTPUT POWER




SUPPLY CURRENT AS A FUNCTION OF OUTPUT POWER




MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE




POWER RATING CHART




QUIESCENT SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




QUIESCENT SUPPLY CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



QUIESCENT OUTPUT VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE




QUIESCENT OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL PERFORMANCE CURVES FOR TBA641 A12


OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE




DISTORTION AS A FUNCTION OF OUTPUT POWER




VOLTAGE GAIN AS A FUNCTION OF FEEDBACK RESISTANCE (Rf)




Cb AS A FUNCTION OF Rf FOR VARIOUS VALUES OF BANDWIDTH




OUTPUT POWER AS A FUNCTION OF INPUT VOLTAGE




POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF OUTPUT POWER




SUPPLY CURRENT AS A FUNCTION OF OUTPUT POWER




MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE




POWER RATING CHART



QUIESCENT SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




QUIESCENT SUPPLY CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




FAIRCHILD • TBA641

TYPICAL PERFORMANCE CURVES FOR TBA641 A12 (Cont'd)


QUIESCENT OUTPUT VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE




QUIESCENT OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE



TEST AND APPLICATION CIRCUIT - TBA641



AM CAR RADIO APPLICATION TBA641 B11



ELECTRICAL PERFORMANCE

Output power (THD = 10%)	4.5 W
Useable sensitivity (S/N = 20 dB)	10 μV
S/N (5 mV Input)	40 dB
AGC Range ($\Delta V_{OUT} = 10$ dB)	80 dB

FAIRCHILD • TBA641

MOUNTING INSTRUCTIONS – TBA641 B11 Power dissipation can be increased by means of an additional external heat sink fixed with two screws or by soldering the pins of the external bar to suitable copper areas on the PC board (TBA641 B11).



A. In the former case, the thermal resistance case-ambient of the added heat sink can be calculated as follows:

$$\theta_{C-A} = \frac{(T_{J(MAX)} - T_A) - (P_D) (\theta_{J-C})}{P_D}$$

where:

- $T_{J(MAX)}$ = Max junction temperature
- T_A = Ambient temperature
- P_D = Power dissipation
- θ_{J-C} = Thermal resistance junction to case

B. If copper areas on the PC board are used (TBA641 B11) the diagrams below give the maximum power dissipation as a function of copper area, with copper thickness 35μ and ambient temperature $55^\circ C$.



TBA800 • TBA800A

5-WATT AUDIO AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The TBA800 is a monolithic Audio Power Amplifier constructed using the Fairchild Planar* Epitaxial process. The external cooling tabs enable 2.5 W output power to be achieved without external heat sink and 5 W output power using a small area of the pc board copper as a heat sink.

It is ideally suited as an audio amplifier in solid state television receivers and other Class B audio amplifier applications over a wide range of supply voltage (5-30 V).


- OUTPUT POWER 5 W (24 V – 16 Ω)
- LOW DISTORTION
- WIDE SUPPLY VOLTAGE RANGE (5-30 V)
- HIGH PEAK OUTPUT CURRENT (1.5 A)
- HIGH EFFICIENCY

ABSOLUTE MAXIMUM RATINGS

Supply Voltage
 Output Peak Current (Non-Repetitive)
 Output Current (Repetitive)
 Power Dissipation: ($T_A = 80^\circ\text{C}$)
 ($T_{\text{tab}} = 90^\circ\text{C}$)
 Storage and Junction Temperature
 Pin Temperature (Soldering 10 s)

30 V
 2 A
 1.5 A
 1 W
 5 W
 -40°C to $+150^\circ\text{C}$
 230°C

CONNECTION DIAGRAM 12-PIN POWER PACKAGE (TOP VIEW) PACKAGE OUTLINE 9W PACKAGE CODE P3, P4




ORDER INFORMATION

TYPE	PART NO.
800 (P3)	TBA800
800A (P4)	TBA800A

*Planar is a patented Fairchild process.

EQUIVALENT CIRCUIT



FAIRCHILD • TBA800 • TBA800A

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$ (see Test Circuit)


CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage		5.0		30	V
Quiescent Output Voltage (Pin 12)	$V^+ = 24\text{ V}$	11	12	13	V
Quiescent Drain Current (Pin 1)	$V^+ = 24\text{ V}$		9.0	20	mA
Bias Current (Pin 8)	$V^+ = 24\text{ V}$		1.0	5.0	μA
Output Power	THD = 10%, $R_L = 16\ \Omega$, $V^+ = 24\text{ V}$, $f = 1\text{ kHz}$	4.4	5.0		W
Input Saturation Voltage (rms)		220			mV
Input Sensitivity (rms)	$P_{OUT} = 5\text{ W}$, $V^+ = 24\text{ V}$, $R_L = 16\ \Omega$, $f = 1\text{ kHz}$		80		mV
Input Resistance (Pin 8)			5.0		$\text{M}\Omega$
Frequency Response -3.0 dB	$V^+ = 24\text{ V}$, $R_L = 16\ \Omega$, $C_3 = 330\text{ pF}$		40 - 20,000		Hz
Total Harmonic Distortion	$P_{OUT} = 50\text{ mW}$ to 2.5 W , $V^+ = 24\text{ V}$, $R_L = 16\ \Omega$, $f = 1\text{ kHz}$		0.5		%
Voltage Gain (Open Loop)	$V^+ = 24\text{ V}$, $R_L = 16\ \Omega$, $f = 1\text{ kHz}$		80		dB
Voltage Gain (Closed Loop)	$V^+ = 24\text{ V}$, $R_L = 16\ \Omega$, $f = 1\text{ kHz}$	39	42	45	dB
Input Noise Voltage	$V^+ = 24\text{ V}$, $R_g = 0\ \Omega$, BS (-3.0 dB) = 40-20,000 Hz		5.0		μV
Input Noise Current	$V^+ = 24\text{ V}$, BW (-3.0 dB) = 40-20,000 Hz		0.2		nA
Efficiency	$P_{OUT} = 5\text{ W}$, $V^+ = 24\text{ V}$, $R_L = 16\ \Omega$, $f = 1\text{ kHz}$		75		%

PACKAGE THERMAL RESISTANCE

		TBA800	TBA800A
$\theta_{J_{tab}}$	Thermal resistance junction-tab	max 12 $^\circ\text{C}/\text{W}$	10 $^\circ\text{C}/\text{W}$
θ_{J_A}	Thermal resistance junction-ambient	max 70* $^\circ\text{C}/\text{W}$	80 $^\circ\text{C}/\text{W}$

*Obtained with tabs soldered to printed circuit with minimum copper area.

TEST CIRCUIT



C3, C7 see Performance Curves

TYPICAL PERFORMANCE CURVES

OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 1

MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 2

TOTAL HARMONIC DISTORTION AS A FUNCTION OF OUTPUT POWER




Fig. 3

TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




Fig. 4

VALUE OF C3 AS A FUNCTION OF RFB FOR VARIOUS VALUES OF BW




Fig. 5

VOLTAGE GAIN (CLOSED LOOP) AND INPUT VOLTAGE AS A FUNCTION OF RFB




Fig. 6

POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF OUTPUT POWER




Fig. 7

QUIESCENT OUTPUT VOLTAGE (PIN 12) AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 8

QUIESCENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 9

TYPICAL PERFORMANCE CURVES (cont'd)

TOTAL HARMONIC DISTORTION AS A FUNCTION OF OUTPUT POWER (FIG. 15 CIRCUIT)




Fig. 10

OUTPUT POWER VERSUS SUPPLY VOLTAGE (FIG. 15 CIRCUIT)




Fig. 11

POWER THAT CAN BE DISSIPATED AS A FUNCTION OF COPPER LENGTH




Fig. 12

POWER RATING CHARACTERISTICS





Fig. 13

APPLICATION INFORMATION




NOTE: Compared with the other circuits, this configuration uses a smaller number of external components and can be used at low supply voltages.

C3, C7 see Performance Curves

Fig. 14. Circuit with the Load Connected to the Supply Voltage

FAIRCHILD • TBA800 • TBA800A


APPLICATION INFORMATION (Cont'd)



NOTE: This circuit is only for use at high voltages. If pin 3 is left open circuit, this automatically inserts diodes D2 - D3 (see schematic diagram) and enables a symmetrical signal to be obtained at the output. Refer to Figs. 10 and 11 for distortion and output power.

C3, C7 see Performance Curves

Fig. 15. Circuit with Load Connected to Ground without Bootstrap




NOTE: The bootstrap capacitor C8 enables the same electrical characteristics as those of the test circuit to be achieved. For low supply voltage operation (e.g. 9 to 14 V) RX (150 Ω) is connected between pin 1 and pin 4.


Fig. 16. Circuit with Load Connected to Ground with Bootstrap

NOTE: For the circuits of Fig. 15 and 16 an excellent supply voltage ripple rejection is obtained by connecting the capacitor C5 (10 to 100 μF - 25 V) between pin 7 and ground.

PC Board and Component Layout of the Test Circuit



PC Board Layout (Fig. 14 Circuit)



MOUNTING INSTRUCTIONS – The tabs on the TBA800 can be used to conduct away the heat generated in the integrated circuit so that the junction temperature does not exceed the permissible maximum (150°C). This may be done by connecting tabs to an external heat sink, or by soldering it to a suitable copper area of the printed circuit board (Fig. 17a). Fig. 17b shows a simple type of heat sink. Assuming an area of copper on the printed circuit board of only 2 cm², the total θ between junction to ambient is approximately 30°C/W.

For TBA800A, the desired thermal resistance is obtained attaching the hardware shown in Fig. 17c, to a bracket with proper dimensions. This bracket can also act as a support for the whole printed circuit board.

External heat sink or printed circuit copper area must be connected to electrical ground.

In the latter case, Fig. 12 shows the maximum dissipated power (for $T_A = 55^\circ\text{C}$) as a function of the side of two equal square copper areas having a thickness of 35 μ (1.4 mils).

Fig. 17a. Example of an area of PC board copper soldered to the tabs of the TBA800, which is used as a heat dissipator.




Fig. 17b. Example of TBA800 with external heat sink.





Fig. 17c. Example of TBA800A with external heat sink.



FAIRCHILD • TBA800 • TBA800A

PROCEDURE TO CALCULATE AREA OF COPPER NEEDED

- 1) Calculate maximum power dissipation

$$P_D = 0.4 \cdot \frac{V_{\max}^2}{8 R_L} + V_{\max} I_+$$

where

V_{\max} = maximum value of supply voltage (increase 10% if not stabilized)

R_L = load resistance

I_+ = quiescent drain current for typical value see *Fig. 9*; maximum value at $V_+ = 24$ V is 20 mA (for worst case design)

$T_{A \max}$ = 70°C

- 2) From *Fig. 12*, and knowing $T_{A(\max)}$, calculate copper length ("L")

Examples:

a) V_+ (not stabilized) = 24 V; $R_L = 16 \Omega$

$$P_D = 0.4 \cdot \frac{(24 + 2.4)^2}{8 \cdot 16} + (24 + 2.4) \cdot 20 \cdot 10^{-3} = 2.6 \text{ W}$$

From *Fig. 12* $L \cong 25$ mm

For geometries different from the one of *Fig. 17* note that copper areas near the tabs have better efficiency as regards power dissipation. Therefore additional safety factors must be added for worst case designs.

b) V_+ (stabilized) = 12 V; $R_L = 8 \Omega$

$$P_D = 0.4 \cdot \frac{12^2}{8 \cdot 8} + 0.02 \cdot 12 = 1 \text{ W}$$

The *Fig. 12* shows that no heat sink is required if $T_A \leq 55^\circ\text{C}$.

FAIRCHILD • TBA8105/TBA810AS/TBA810DS/TBA810DAS

ELECTRICAL CHARACTERISTICS: Refer to the test circuit: $T_A = 25^\circ\text{C}$

CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Output Voltage (Pin 12)	$V_+ = 14.4\text{ V}$	6.4	7.2	8.0	V
Quiescent Drain Current (Pin 1)			12	20	mA
Bias Current (Pin 8)				0.4	μA
Power Output	THD = 10%, $R_L = 4.0\ \Omega$, $f = 1.0\ \text{kHz}$ $V_+ = 16\text{ V}$		7.0		W
	$V_+ = 14.4\text{ V}$		6.0		W
	$V_+ = 9.0\text{ V}$		2.5		W
	$V_+ = 6.0\text{ V}$		1.0		W
Input Sensitivity	$P_{OUT} = 6\text{ W}$, $V_+ = 14.4\text{ V}$, $R_L = 4.0\ \Omega$, $f = 1.0\ \text{kHz}$				
	$R_f = 56\ \Omega$		80		mV
	$R_f = 22\ \Omega$		35		mV
Input Resistance (Pin 8)			5.0		$\text{M}\Omega$
Frequency Response (-3.0 dB)	$V_+ = 14.4\text{ V}$, $R_L = 4.0\ \Omega$ $C_3 = 820\ \text{pF}$		40 to 20,000		Hz
	$C_3 = 1500\ \text{pF}$		40 to 10,000		Hz
Total Harmonic Distortion	$P_{OUT} = 50\text{ mW to }3\text{ W}$, $V_+ = 14.4\text{ V}$ $R_L = 4.0\ \Omega$, $f = 1.0\ \text{kHz}$		0.3		%
Voltage Gain (Open Loop)	$V_+ = 14.4\text{ V}$, $R_L = 4.0\ \Omega$, $f = 1.0\ \text{kHz}$		80		dB
Voltage Gain (Closed Loop)	$V_+ = 14.4\text{ V}$, $R_L = 4.0\ \Omega$, $f = 1.0\ \text{kHz}$	34	37	40	dB
Input Noise Voltage	$V_+ = 14.4\text{ V}$, $R_g = 0$, $\text{BW} (-3.0\ \text{dB}) = 20\ \text{Hz to }20,000\ \text{Hz}$		2.0		μV
Input Noise Current	$V_+ = 14.4\text{ V}$, $\text{BW} (-3.0\ \text{dB}) = 20\ \text{Hz to }20,000\ \text{Hz}$		0.1		nA
Efficiency	$P_{OUT} = 5\text{ W}$, $V_+ = 14.4\text{ V}$, $R_L = 4.0\ \Omega$, $f = 1.0\ \text{kHz}$		70		%
Supply Voltage Rejection	$V_+ = 14.4\text{ V}$, $R_L = 4.0\ \Omega$, $f_{\text{ripple}} = 100\ \text{Hz}$		38		dB

THERMAL DATA

θ_{JC} Thermal Resistance Junction to Case (tab)
 θ_{JA} Thermal Resistance Junction to Ambient

TBA810S/DS


12° C/W
 70° C/W**

TBA810AS/DAS

10° C/W
 80° C/W

** Obtained with tabs soldered to printed circuit with minimized copper area.

TEST AND APPLICATION CIRCUIT



*C3, C7 See Fig. 6

TYPICAL PERFORMANCE CURVES FOR TBA810S/TBA810AS/TBA810DS/TBA810DAS




Fig. 1




Fig. 2




Fig. 3




Fig. 4

TYPICAL RELATIVE VOLTAGE GAIN (CLOSED LOOP) AND TYPICAL INPUT VOLTAGE AS A FUNCTION OF FEEDBACK RESISTANCE (R_f)




Fig. 5

TYPICAL VALUE OF C_3 AS A FUNCTION OF R_f FOR VARIOUS VALUES OF BANDWIDTH




Fig. 6

TYPICAL POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT




Fig. 7

FAIRCHILD • TBA810S/TBA810AS/TBA810DS/TBA810DAS

TYPICAL PERFORMANCE CURVES FOR TBA810S/TBA810AS/TBA810DS/TBA810DAS (Cont'd)

TYPICAL QUIESCENT OUTPUT VOLTAGE (PIN 12) AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 8

TYPICAL QUIESCENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 9

TYPICAL SUPPLY VOLTAGE REJECTION AS A FUNCTION OF FEEDBACK RESISTANCE




Fig. 10

TYPICAL CIRCUIT WITH LOAD CONNECTED TO THE SUPPLY VOLTAGE




Fig. 11

*C3, C7 see Fig. 6.

TYPICAL SUPPLY VOLTAGE REJECTION AS A FUNCTION OF R_f (FIG. 11 CIRCUIT)




Fig. 12

MOUNTING INSTRUCTIONS

The thermal power dissipated in the circuit may be removed by connecting the tabs to an external heat sink (TBA810AS/TBA810DAS, Figure 13) or by soldering them to an area of copper on the printed circuit. (TBA810S/TBA810DS, Figure 14). During soldering, the tabs temperature must not exceed 230°C and the soldering time must not be longer than 12 seconds. Figures 15a and 15b show two ways that can be used for mounting the device.

MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE (TBA810AS AND TBA810DAS)




Fig. 13

MAXIMUM POWER DISSIPATION AND TOTAL THERMAL RESISTANCE
AS A FUNCTION OF COPPER AREA OF PC BOARD
(TBA810S AND TBA810DS)




Fig. 14




Figure 15a shows a method of mounting the TBA810S or TBA810DS that is satisfactory both from the point of view of heat dissipation and from mechanical considerations. For the TBA810AS and the TBA810DAS, the desired thermal resistance is obtained attaching the hardware shown in Figure 15b, to a bracket with proper dimensions. This bracket can also act as a support for the whole printed circuit board.




Fig. 15a




Fig. 15b

THERMAL SHUTDOWN

The on chip design of the thermal limiting circuit offers the following advantages:

1. An overload on the output (even if permanent) or an above-limit ambient temperature can be easily handled.
2. The heat sink can have a smaller factor of safety compared with that of a conventional circuit. In case of too high a junction temperature, power output, power dissipation and the supply current decrease (Figure 16) thus protecting the device.

OUTPUT POWER AND SUPPLY CURRENT AS A FUNCTION OF CASE TEMPERATURE




Fig. 16

TBA820 • TBA820L

2-WATT AUDIO AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION – The TBA820 is an integrated monolithic audio amplifier in a 14-pin plastic power package. It is constructed on a single silicon chip using the Fairchild Planar* epitaxial process. It is intended for use as a low frequency class B amplifier with wide range of supply voltage (3 to 16 V).

The device is supplied in both the quad in-line (TBA820) and the standard dual in-line (TBA820L).

- **MINIMUM WORKING VOLTAGE OF 3 V**
- **LOW QUIESCENT CURRENT**
- **LOW NUMBER OF EXTERNAL COMPONENTS**
- **GOOD RIPPLE REJECTION**
- **NO CROSS-OVER DISTORTION**
- **TYPICAL OUTPUT POWER:**
 - 2 W AT 12 V – 8 Ω
 - 1.6 W AT 9 V – 4 Ω
 - 1.2 W AT 9 V – 8 Ω
 - 0.75 W AT 6 V – 4 Ω

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	16 V
Output Peak Current	1.5 A
Power Dissipation at $T_{amb} = 50^{\circ}\text{C}$	1.25 W
Storage and Junction Temperature	-40°C to 150°C
Pin Temperature (Soldering 10 s)	260°C

Thermal Data


θ_{j-amb}	Thermal Resistance Junction-Ambient (copper frame) max	$80^{\circ}\text{C}/\text{W}$
------------------	--	-------------------------------

CONNECTION DIAGRAM

14-PIN POWER DIP

(TOP VIEW)

PACKAGE OUTLINE 9A, 9C




ORDER INFORMATION

TYPE	PART NO.
820 (9C)	TBA820
820L (9A)*	TBA820L

*Recommended for new designs.

EQUIVALENT CIRCUIT




ELECTRICAL CHARACTERISTICS: Power output measured at pin 12, $T_A = 25^\circ\text{C}$ unless otherwise specified.


CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage		3		16	V
Quiescent Output Voltage (Pin 12)	$V^+ = 9\text{ V}$	4	4.5	5	V
Quiescent Drain Current	$V^+ = 9\text{ V}$		4	12	mA
Bias Current (Pin 7)	$V^+ = 9\text{ V}$		0.1	0.7	μA
Power Output, Figure 1	THD = 10%, $R_{FB} = 120\ \Omega$, $f = 1\text{ kHz}$, $V^+ = 12\text{ V}$, $R_L = 8\ \Omega$ $V^+ = 9\text{ V}$, $R_L = 4\ \Omega$ $V^+ = 9\text{ V}$, $R_L = 8\ \Omega$ $V^+ = 6\text{ V}$, $R_L = 4\ \Omega$ $V^+ = 3.5\text{ V}$, $R_L = 4\ \Omega$	0.9	2 1.6 1.2 0.75 0.22		W W W W W
Input Sensitivity, Figure 1	$P_{OUT} = 1.2\text{ W}$, $R_L = 8\ \Omega$, $V^+ = 9\text{ V}$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$		16 60		mV mV
Input Sensitivity, Figure 1	$P_{OUT} = 50\text{ mW}$, $R_L = 8\ \Omega$, $V^+ = 9\text{ V}$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$		3.5 12		mV mV
Input Resistance			5		M Ω
Frequency Response (-3 dB) Figure 1	$V^+ = 9\text{ V}$, $R_L = 8\ \Omega$, $R_{FB} = 120\ \Omega$ $C_{FB} = 680\text{ pF}$ $C_{FB} = 220\text{ pF}$		25 – 7000 25 – 20,000		Hz Hz
Total Harmonic Distortion Figure 1	$P_{OUT} = 500\text{ mW}$, $R_L = 8\ \Omega$, $V^+ = 9\text{ V}$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$		0.8 0.4		% %
Voltage Gain (Open Loop)	$V^+ = 9\text{ V}$, $R_L = 8\ \Omega$, $f = 1\text{ kHz}$		75		dB
Voltage Gain (Closed Loop)	$V^+ = 9\text{ V}$, $R_L = 8\ \Omega$, $f = 1\text{ kHz}$ $R_{FB} = 33\ \Omega$ $R_{FB} = 120\ \Omega$	31	34	37	dB dB
Input Noise Voltage	$V^+ = 9\text{ V}$, BW (-3.0 dB) = 25–20,000 Hz		3		μV
Input Noise Current	$V^+ = 9\text{ V}$, BW (-3.0 dB) = 25–20,000 Hz		0.4		nA
Signal Plus Noise to Noise Ratio	$V^+ = 9\text{ V}$, $R_L = 8\ \Omega$, $R_{FB} = 120\ \Omega$ BW (-3.0 dB) = 25–20,000 Hz $R_1 = 100\text{ k}\Omega$, $P_{OUT} = 1.2\text{ W}$		70		dB
Supply Voltage Rejection, Figure 2	$V = 9\text{ V}$, $R_L = 8\ \Omega$, f (ripple) = 100 Hz, $C_6 = 50\ \mu\text{F}$, $R_{FB} = 120\ \Omega$		42		dB

TYPICAL PERFORMANCE CURVES


OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE



TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT




TYPICAL PERFORMANCE CURVES (Cont'd)


MAXIMUM POWER DISSIPATION (SINE WAVE OPERATION) AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL VALUE OF C_{FB} AS A FUNCTION OF R_{FB}




TYPICAL RELATIVE FREQUENCY RESPONSE




INPUT SENSITIVITY AS A FUNCTION OF R_{FB}




TYPICAL VOLTAGE GAIN (CLOSED LOOP) AS A FUNCTION OF R_{FB}




TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY




SUPPLY VOLTAGE REJECTION AS A FUNCTION OF R_{FB} FOR FIG. 1 CIRCUIT




SUPPLY VOLTAGE REJECTION AS A FUNCTION OF R_{FB} (FIG. 2 CIRCUIT)




QUIESCENT CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




QUIESCENT OUTPUT VOLTAGE AT PIN 12 AS A FUNCTION OF SUPPLY VOLTAGE



POWER RATING CHART AS A FUNCTION OF AMBIENT TEMPERATURE



TEST AND APPLICATION CIRCUITS



*Capacitor C6 must be used when high ripple rejection is desired.




Fig. 1. Circuit Diagram with Load Connected to the Supply Voltage

Fig. 2. Circuit Diagram with Load Connected to Ground

TBA920 • TBA920S

TELEVISION HORIZONTAL OSCILLATORS

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The TBA920s are monolithic integrated circuits designed for TV receiver applications. They are constructed on a single silicon chip using the Fairchild Planar* process. They accept the composite video signal, separate sync pulses (with the added safeguard of noise gating) and provide a sync output for the vertical integrator. Also incorporated is the horizontal oscillator along with two phase comparators, one to compare flyback pulses to the oscillator and the other for sync phase comparison. The devices will interface with both SCR and transistor deflection systems.

- SYNC SEPARATOR
- NOISE GATE
- HORIZONTAL OSCILLATOR
- DUAL PHASE COMPARATOR

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	13.2 V
Total Power Dissipation (Note 1)	600 mW
Storage Temperature	-55° C to +125° C
Operating Temperature	-20° C to +60° C
Pin Temperature (Soldering, 10 s)	260° C

Voltages


V ₁ — 16	13.2 V
V ₃ — 16	0 to 13.2 V
V ₈ — 16	-12 V
V ₁₀ — 16	-0.5 to 5.0 V

Currents

I ₂ (Average Value)	-20 mA
I ₂ (Peak Value)	-200 mA
I ₅ (Peak Value)	10 mA
I ₇ (Peak Value)	10 mA
I ₈ (Peak Value)	10 mA
I ₉ (Peak Value)	10 mA



BLOCK DIAGRAM



*Planar is a patented Fairchild process.

FAIRCHILD • TBA920 • TBA920S

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{1-16} = 12\text{V}$. See Applications Circuit (CCIR Standard), unless otherwise specified.

* **Note:** TBA920S is identical to the TBA920 except as indicated.

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
Current Consumption	I_1	$I_2 = 0$		36		mA
Video Signal						
Input Voltage (Positive Going Sync) Peak-to-Peak Value	$V_{IN} (p-p)$		1.0	3.0	7.0	V
Input Current During Sync Pulse (Peak Value)	I_g			100		μA
Noise Gating (Lead 9)						
Input Voltage (Peak Value)	$V_9 - 16$		0.7			V
Input Current (Peak Value)	I_9		0.03		10	mA
Input Resistance	$R_9 - 16$			200		Ω
Flyback Pulse (Lead 5)						
Input Voltage (Peak Value)	$V_5 - 16$			± 1.0		V
Input Current (Peak Value)	I_5		0.05	1.0		mA
Input Resistance	$R_5 - 16$			400		Ω
Pulse Duration	t_5	$f = 15625 \text{ Hz}$	10			μs
Composite Sync Pulses (Positive, Lead 7)						
Output Voltage (Peak-to-Peak Value)	$V_7 - 16 (p-p)$			10		V
Output Resistance						
at Leading Edge of Pulse (Emitter Follower)	$R_7 - 16$			50		Ω
at Trailing Edge	$R_7 - 16$			2.2		$k\Omega$
Additional External Load Resistance	$R_7 - 16 (ext.)$		2.0			$k\Omega$
Driver Pulse (Lead 2)						
Output Voltage (Peak-to-Peak Value)	$V_2 - 16 (p-p)$			10		V
Average Output Current	$I_2 (AVG)$				20	mA
Peak Output Current	I_2				200	mA
Output Resistance (Low Ohmic)	$R_2 - 16$	Note 2		2.5 or 15		Ω
Output Pulse Duration	t_2	Note 3		12 to 32		μs
Permissible Delay Between Leading Edge of Output Pulse and Flyback Pulse	$t_d (tot)$	$t_5 = 12 \mu\text{s}$		0 to 15		μs
Supply Voltage at Which Output Pulses are Obtained	$V_1 - 16$		4.0			V
Oscillator						
Frequency, Free Running	f_o	$R_{15-16} = 3.3 k\Omega (Note 4)$		15625		Hz
Spread of Frequency at Nominal Values of Peripheral Components (TBA920)	$\frac{\Delta f_o}{f_o}$	Note 5			± 5.0	%
* Spread of Frequency at Nominal Values of Peripheral Components (TBA920S)	$\frac{\Delta f_o}{f_o}$				± 1.5	%
Frequency Change When Decreasing the Supply Down to Minimum 4.0 V	$\frac{\Delta f_o}{f_o}$				10	%
Frequency Control Sensitivity	$\frac{\Delta f_o}{\Delta I_{15}}$			16.5		Hz/ μA
Adjustment Range of Network in Circuit on Application Information (TBA920)	$\frac{\Delta f_o}{f_o}$			± 10		%
* Adjustment Range of Network in Figure 1 (TBA920S)	$\frac{\Delta f_o}{f_o}$			± 5.0		%
Influence of Supply Voltage on Frequency	$\frac{\delta f_o / \delta V}{f_o / V_{nom}}$	$V_1 = 12 \text{ V}$			5.0	%
Control Loop I (Between Sync Pulse and Oscillator)						
Control Voltage Range	V_{12-16}			0.8 to 5.5		V
Control Current (Peak Values)	I_{12}	$V_{10-16} > 4.5 \text{ V};$ $V_{6-16} > 1.5 \text{ V};$ $V_{10-16} > 2.0 \text{ V};$ $V_{6-16} > 1.5 \text{ V}$		± 2.0		mA
	I_{12}			± 6.0		mA
Loopgain of APC System						
a. Time Coincidence Between Sync Pulse and Flyback Pulse or $V_{10-16} > 4.5 \text{ V}$	$\frac{\Delta f}{\Delta t}$			1.0		kHz/ μs
b. No Time Coincidence or $V_{10-16} < 2.0 \text{ V}$	$\frac{\Delta f}{\Delta t}$			3.0		kHz/ μs
Capture and Holding Range	Δf	Note 6		± 1.0		kHz
Pull In Time for $\Delta f / f_o = \pm 3\%$	t	$\Delta f = 470 \text{ Hz (Note 7)}$		20		ms
Switch Over From Large Control Sensitivity to Small Control Sensitivity After Capture	t	Note 7		20		ms

FAIRCHILD • TBA920 • TBA920S

ELECTRICAL CHARACTERISTICS: (Cont'd)

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
Control Loop II (Between Flyback Pulse and Oscillator)						
Permissible Delay Between Leading Edge of Output Pulse (Lead 2) and Leading Edge of Flyback Pulse	t_d (tot)	Note 8		0 to 15		μs
Static Control Error	$\frac{\Delta t}{\Delta t_d}$				0.5	%
Output Current During Flyback Pulse (Peak Value)	I_4			± 0.7		mA
Overall Phase Relation						
Phase Relation Between Leading Edge of Sync Pulse and Middle of Flyback Pulse	t	Note 9		4.9		μs
Tolerance of Phase Relation (TBA920)	$ \Delta t $	Note 10			1.0	μs
Tolerance of Phase Relation (TBA920S)	$ \Delta t $				0.4	μs
Voltage for $t_2 = 12$ to $32 \mu s$	V_{3-16}			6 to 8		V
Adjustment Sensitivity	$\frac{\Delta t_2}{\Delta V_{3-16}}$			10		$\mu s/V$
Input Current	I_3				2.0	μA
External Switch Over of Parameters (Loop Filter and Loop Gain) of Control Loop I (e.g. for Video Recorder Application) See Note 11						
Required Switch Over Voltage	V_{10-16}	$R_{11-16} = 150 \Omega$ $R_{11-16} = 2.0 k\Omega$	4.5		2.0	V
Required Switch Over Current	I_{10}			$R_{11-16} = 150 \Omega$ $V_{10-16} = 4.5 V$ (Note 11)		80
	I_{10}	$R_{11-16} = 2.0 k\Omega$, $V_{10-16} = 2.0 V$ (Note 11)		120		μA


NOTES:

- 800 mW permissible while tubes are heating up.
- Depends on switch position and polarity output current. $R_{2-16} = 2.5 \Omega$ is valid for $V_{2-16} = +10.5 V$ and a load between leads 2 and 16 (e.g. an external resistor).
- The output pulse duration is adjusted by shifting the leading edge (V_{3-16} from 6.0 V to 8.0 V). The pulse duration is a result of delay in the line output device and the action of the second control loop in the TBA920.
For a line output stage with BU108 high voltage transistor the resulting duration is about 22 μs , and in such a way that the line output transistor is switched on again about 8.0 μs after the middle of the line flyback pulse. This pulse duration must be taken into account when designing the driver stage and driver transformer as this way of driving the line output device differs from the usual, i.e. a driver duty cycle of about 50%.
- The oscillator frequency can be changed for other TV standards by an appropriate value of C_{14-16} .
- Exclusive external components tolerances.
- Adjustable with R_{12-15} .
- See application information circuit.
- The control error is the remaining error in reference to the nominal phase position between leading edge of the sync pulse and the middle of the flyback pulse caused by a variation in delay of the line output stage.
- This phase relation assumes a luminance delay line with a delay of 500 ns between the input of the sync separator and the drive to the picture tube. If the sync separator is inserted after the luminance delay line or if there is no delay line at all (black and white sets), then the phase relation is achieved at $C_{5-16} = 560 pF$.
- The adjustment of the overall phase relation and consequently the leading edge of the output pulse at lead 2 occurs automatically by the control loop II or by applying a dc voltage to lead 3.
- With sync pulses at lead 7 and 8; without RC network at lead 10.

TEST CIRCUITS


TBA920S

(See application circuit for balance of circuitry)



Frequency adjustment range. Test circuit for TBA920S.

Fig. 1




Other circuit possibilities for oscillator frequency adjustment.

Fig. 2

APPLICATION

(See Fig. 1 for TBA920S network)



* To bias input direct to base.

TBA970

TELEVISION VIDEO AMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUIT


GENERAL DESCRIPTION – The TBA970 is a monolithic video amplifier for television receivers. It is constructed using the Fairchild Planar* epitaxial process. The circuitry includes a video preamplifier, dc contrast control utilizing a linear potentiometer which can be ganged to the chroma gain control, beam current limiting via contrast. Beam current limiting could be obtained with either positive or negative control voltage. Black level control is achieved by a clamped feedback circuit combined with the brightness control. Emitter follower output could be used to directly drive the video output stage. A separate NPN transistor (Q40) is provided on the chip.

- DC CONTRAST CONTROL
- DC BRIGHTNESS CONTROL
- BLACK LEVEL CLAMPING
- BEAM CURRENT LIMITING
- LOW IMPEDANCE OUTPUT

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	15.5 V
Internal Power Dissipation	750 mW
Collector Current Q40	10 mA
Power Dissipation Q40	20 mW
V _{CEO} Q40	13.2 V
V _{CES} Q40	15.5 V
Operating Temperature Range	–20°C to +45°C
Storage Temperature Range	–55°C to +125°C
Pin Temperature (Soldering, 10 s)	260°C

CONNECTION DIAGRAM 16-PIN DIP (TOP VIEW) PACKAGE OUTLINE 9B




ORDER INFORMATION

TYPE	PART NO.
970	TBA970
(970Q)	(TBA970Q)†

†Not recommended for new designs.

EQUIVALENT CIRCUIT



*Planar is a patented Fairchild process.

FAIRCHILD • TBA970


ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 15\text{ V}$, See Test Circuit, unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (I_2)	(Note 1)		27	36	mA
Peak-to-Peak Input Voltage (V_3 p/p)	(Note 2)			1.6	V _{p-p}
Input Resistance (R_3)			12		k Ω
Voltage Gain			2.4		
3.0 dB Bandwidth			6.0		MHz
6.0 dB Bandwidth			9.0		MHz
Linearity of Black-to-White		0.9			
Video Output Signal					
Low Black Level Voltage (V_{15})				0.2	V
High Black Level Voltage (V_{15})		3.0			V
Contrast Control Range	$1.5\text{ V} \leq V_7 \leq 4.5\text{ V}$	36			dB
Input Resistance for Brightness Control (R_{12})			200		k Ω
Change of Black Level (ΔV_{15})	(Note 3)			20	mV
DC Voltage for Beam Current			2.0		V
Limiting Inputs (V_8, V_9)	(Note 4)				
Separate Transistor Q40 Gain	$I_C = I_4 = 1.0\text{ mA}$	40			


NOTES:

1. No input signal and at minimum brightness.
2. With negative going synchronizing pulse.
3. With constant brightness setting, due to change of picture content, contrast control setting and change in ambient temperature ($\Delta T_A = 20^\circ\text{C}$); black level clamping with $t_c = 1\ \mu\text{s}$, $I_{10} \geq 0.25\text{ mA}$, $V_{11} \leq 0.3\text{ V}$.
4. Beam current limiting occurs at $V_8 \geq V_9$.

TEST CIRCUIT



BLOCK DIAGRAM



TBA990

PAL TV CHROMA DEMODULATOR

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The TBA990 is an integrated color demodulator circuit for color television receivers incorporating two active synchronous demodulators for the R-Y and B-Y chrominance signals, a matrix (producing the G-Y color difference signal), PAL phase switch and flip-flop. It is suitable for dc coupled drive to the picture tube. When associated with the matrix integrated circuit (TBA530) it provides RGB output signals.


Special attention has been given in the design to minimizing dc level drift with temperature and direct interface with TBA530, TBA540 and TBA560. It is constructed on a single silicon chip using the Fairchild Planar* process.

- DOUBLE BALANCED SYNCHRONOUS DEMODULATOR
- INTERNAL DECODING MATRIX
- INTERNAL PAL SWITCH
- PROVISION FOR OUTPUT DC LEVEL MATCHING
- MINIMIZED DC LEVEL DRIFT WITH TEMPERATURE
- SIMULTANEOUS DC ADJUSTMENT ON CHROMA OUTPUTS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	13.2 V
Internal Power Dissipation	300 mW
Operating Ambient Temperature	-20°C to +60°C
Storage Temperature	-55°C to +125°C
Pin Temperature (Soldering, 10 s)	260°C

CONNECTION DIAGRAM 16-PIN DIP (TOP VIEW) PACKAGE OUTLINE 9B




ORDER INFORMATION

TYPE	PART NO.
990	TBA990
990Q	TBA990Q†

†Not recommended for new designs

BLOCK DIAGRAM



FAIRCHILD • TBA990

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{V}$, See Test Circuit, unless otherwise specified.


CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (I_6)			17		mA
Color Difference Gain					
R-Y Channel ($A_{V4/13}$)	$V_{10} = V_{13} = 50\text{ mV pk-pk}$ $f = 4.4\text{ MHz}$ (Note 3)		3.8		V/V
B-Y Channel ($A_{V7/10}$)			6.8		V/V
G-Y Channel				(Note 1)	
Maximum Color Difference Output Voltage (Notes 2, 3)					
R-Y Output (V_4 pk-pk)	(Notes 2, 3)	1.6			V_{pk-pk}
B-Y Output (V_7 pk-pk)		2.0			V_{pk-pk}
G-Y Output (V_5 pk-pk)		0.9			V_{pk-pk}
Color Difference DC Output Voltage					
R-Y Output (V_4)			7.5		V
B-Y Output (V_7)			7.5		V
G-Y Output (V_5)			7.5		V
Input Resistance of Chroma Inputs (R10, R13)	$V_{10} = V_{13} = 20\text{ mV rms}$ (Sinusoidal) $f = 4.4\text{ MHz}$	800			Ω
Input Capacitance of Chroma Inputs (C10, C13)				10	pF
Output Resistance at Color Difference Terminals (R4, R5, R7)			3.0		k Ω
Input Resistance of Reference Inputs (R2, R8)			5.0		k Ω
Peak-to-Peak PAL Switch Output Voltage (V_3 pk-pk)	(Note 4)		3.5		V_{pk-pk}
Activation Threshold Voltage (V_1)	Identification Circuit is Active	6.5			V
Deactivation Threshold Voltage (V_1)	Identification Circuit is Inactive			5.5	V
Identification Input Current (i_1)	Identification Circuit is Inactive	-100			μA
Output Voltage Drift ($\Delta T_A = 40^\circ\text{C}$)					
DC Output Voltage (V_4)	$V_{11} = V_{12} = 6\text{ V}$	-50		+50	mV
DC Output Voltage (V_7)		-50		+50	mV
DC Output Voltage (V_5)		-50		+50	mV
Relative DC Output Voltage Change between Channels		-20		+20	mV

NOTES:

1. G-Y output is typically equal to -0.51 (R-Y) -0.19 (B-Y).
2. Increase V_{10} and V_{13} until gain is equal to 0.7 of small signal gain.
3. Reference input (V_2 pk-pk and V_8 pk-pk) range is 0.5 V to 2.0 V. (typically 1.0 V).
4. $f_0 = 0.5 \times$ line pulse frequency; $V_{14} = 2.0$ to 5.0 V_{pk-pk} (See application information).

FAIRCHILD • TBA990


TEST CIRCUIT



$$V_{11} = V_{12} = 6.0 \text{ V}$$

$$V_g = 9.5 \text{ V}$$

APPLICATION INFORMATION



FAIRCHILD • TBA990

APPLICATION INFORMATION (Cont'd)

The function is quoted against the corresponding lead number.

IDENTIFICATION BIAS

1. The PAL flip-flop is stopped, for identification purposes, when the voltage on pin 1 increases above 6 V. This threshold is internally generated and has a proportional behavior with the 12 V supply voltage. The threshold level of 6 V is chosen to match the output characteristic of the TBA540 and has sufficiently high safety margin above the zero chroma signal level of 4 V to eliminate spurious identifying.

R-Y SUBCARRIER REFERENCE INPUT

2. A 1 V pk-pk signal is required via a dc blocking capacitor. Under no circumstances should this signal be less than 0.5 V pk-pk. The input resistance at this pin is typically 5 k Ω .

PAL SQUARE WAVE CIRCUIT

3. The amplitude is 3.5 V pk-pk from an emitter follower.

R-Y SIGNAL OUTPUT (G-Y at pin 5 and B-Y at pin 7)

4. These outputs require no external dc loads except that direct connection must be made via the low pass filter to the appropriate pins on the RGB matrix TBA530.

The signals produced are in the following ratios:

$$V_{B-Y} = 1.78 V_{R-Y}$$

(a) $V_{G-Y} = 0.85 V_{R-Y}$

(b) $V_{G-Y} = 0.17 V_{R-Y}$

Condition (a) refers to (B-Y) + (R-Y) addition in the G-Y matrix.

Condition (b) refers to the phase reversed (R-Y) input signal where (G-Y) is obtained by subtraction.

The dc levels should each be adjusted, starting with the (B-Y), to +7.5 V at nominal supply voltage. However, in a complete circuit using the TBA530 matrix and feedback integrated circuit these dc levels will be adjusted to give the correct setting of the picture tube drive black levels. The changes in dc level with supply voltage are approximately linear and track together.

The unwanted products of demodulation occurring in the color difference outputs are chiefly 8.86 MHz and harmonics together with a small amount of 4.43 MHz due to possible unbalance in the demodulators. To avoid possible troubles in the receiver because of the radiation of these demodulation products from the RGB drive circuits, filters must be employed in each of the color-difference outputs from the TBA990. The roll-off should begin at about 1.5 MHz and attention should be given to the parallel resonance of the inductors to ensure that no serious attenuation will occur at less than 1.5 MHz. Also, some advantage may be secured by designing the inductor so that the dip due to its self-resonance occurs at about 4.43 MHz.

G-Y SIGNAL OUTPUT

5. See pin 4.

POSITIVE SUPPLY

6. The maximum allowable voltage on this pin is 13.2 V.

B-Y SIGNAL OUTPUT

7. See pin 4.

B-Y SUBCARRIER REFERENCE INPUT

8. The requirements here are identical with those for pin 2.

DC LEVEL SETTING FOR B-Y OUTPUT SIGNAL

9. See test circuit diagram, and also pin 4.

CHROMINANCE B-Y INPUT SIGNAL

10. An input signal of approximately 360 mV pk-pk (color bars) is required at this pin. The input impedance is greater than 800 Ω and the input capacitance is less than 10 pF.

DC LEVEL SETTING FOR G-Y OUTPUT SIGNAL

11. See test circuit diagram, and also pin 5.

DC LEVEL SETTING FOR R-Y OUTPUT SIGNAL

12. See test circuit diagram, and also pin 4.

CHROMINANCE R-Y INPUT SIGNAL

13. An input signal of approximately 500 mV pk-pk (color bars) is required at this pin. The input impedance is the same as for pin 10.

LINE PULSE INPUT (flip-flop synchronizing)

14. A waveform derived from the line timebase can be used for synchronizing providing that its amplitude lies between 2 V and 5 V pk-pk. The trigger point occurs where the negative going edge crosses approximately +0.6 V.

NOT CONNECTED

15. This pin should not be used for external connections.

GROUND

16. See pin 16.

TDA1170 • TDA1270

TV VERTICAL DEFLECTION SYSTEMS

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The TDA1170 and TDA1270 are monolithic integrated circuits designed for use in TV vertical deflection systems. They are manufactured using the Fairchild Planar* process.

Both devices are supplied in the 12-pin plastic power package with the heat sink fins bent for insertion into the printed circuit board.

The TDA1170 is designed primarily for large and small screen black and white TV receivers and industrial TV monitors. The TDA1270 is designed primarily for driving complementary vertical deflection output stages in color TV receivers and industrial monitors.

- VERTICAL OSCILLATOR
- VOLTAGE RAMP GENERATOR
- HIGH GAIN POWER AMPLIFIER
- FLYBACK GENERATOR (TDA1170)

ABSOLUTE MAXIMUM RATINGS

	TDA1170	TDA1270	UNITS
Supply Voltage (Pin 2)	27	40	V
Supply Voltage (Pin 5)	–	40	V
Flyback Voltage (Pin 4 – Pin 5)	58	–	V
Voltage at Pin 4	–	41	V
Sync Input Voltage (Pin 8)	±12	±12	V
Power Amplifier Input Voltage	–0.5 to +10	–0.5 to +10	V
Output Peak Current (Non-Repetitive $t \leq 2$ ms)	2.0	2.0	A
Output Peak Current $\left\{ \begin{array}{l} f = 50 \text{ Hz}, t \leq 10 \mu\text{s} \\ f = 50 \text{ Hz}, t > 10 \mu\text{s} \end{array} \right.$	2.5 1.5	2.5 1.5	A
Power Dissipation $\left\{ \begin{array}{l} T_{\text{tab}} = 90^\circ\text{C} \\ T_{\text{A}} = 80^\circ\text{C} \text{ (free air)} \end{array} \right.$	5.0 1.0	5.0 1.0	W
Storage Temperature Range	–40 to +150	–40 to +150	$^\circ\text{C}$
Pin Temperature (Soldering 10 s)	260	260	$^\circ\text{C}$

THERMAL DATA


θ_{J-C} Thermal Resistance Junction to Tab (max)
 θ_{J-A} Thermal Resistance Junction to Ambient (max)

12 $^\circ\text{C}/\text{W}$
 70 $^\circ\text{C}/\text{W}^\dagger$

† Obtained with tabs soldered to printed circuit with minimized area.

CONNECTION DIAGRAM 12-PIN POWER PACKAGE (TOP VIEW)

PACKAGE OUTLINE 9W
 PACKAGE CODE P3



ORDER INFORMATION

TYPE	PART NO.
1170 (P3)	TDA1170
1270 (P3)	TDA1270


NOTE:
 Pin 3 is not used for the TDA1270 but is internally connected and must be left open.

*Planar is a patented Fairchild process.


FAIRCHILD • TDA1170 • TDA1270

BLOCK DIAGRAMS

TDA1170




TDA1270



FAIRCHILD • TDA1170 • TDA1270

EQUIVALENT CIRCUIT



TDA1270

FAIRCHILD • TDA1170 • TDA1270

ELECTRICAL CHARACTERISTICS: (Refer to test circuits) $T_A = 25^\circ\text{C}$; $V_+ = 25\text{ V}$ (TDA1170); $V_+ = 32\text{ V}$ (TDA1270) unless otherwise noted.

DC CHARACTERISTICS (Test Circuits – Figures 1a, 1b).


CHARACTERISTICS	CONDITIONS	TDA1170			TDA1270			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Oscillator Bias Current	$V_9 = 1\text{ V}$		0.2	1.0		0.2	1.0	μA
Amplifier Input Bias Current	$V_{10} = 1\text{ V}$		0.15	1.0		0.15	1.0	μA
Ramp Generator Bias Current			0.05	0.5		0.05	0.5	μA
Supply Voltage		10			10			V
Quiescent Output Voltage	$R_2 = 10\text{ k}\Omega$ $V_+ = 25\text{ V}$, $R_1 = 30\text{ k}\Omega$	8.0	8.8	9.6				V
	$V_+ = 10\text{ V}$, $R_1 = 10\text{ k}\Omega$	4.0	4.4	4.8				V
Quiescent Output Voltage	$R_2 = 10\text{ k}\Omega$ $V_+ = 32\text{ V}$, $R_1 = 30\text{ k}\Omega$				8.0	8.8	9.6	V
	$V_+ = 10\text{ V}$, $R_1 = 10\text{ k}\Omega$				4.0	4.4	4.8	V
Regulated Voltage V_6 , V_7		6.0	6.5	7.0	6.0	6.5	7.0	V
$\frac{\Delta V_6}{\Delta V_+} \frac{\Delta V_7}{\Delta V_+}$ Line regulation	$V_+ = 10\text{ to }27\text{ V}$		1.5					mV/V
$\frac{\Delta V_6}{\Delta V_+} \frac{\Delta V_7}{\Delta V_+}$ Line regulation	$V_+ = 10\text{ to }40\text{ V}$					1.5		mV/V

AC CHARACTERISTICS (Test Circuits – Figures 2a, 2b)


Supply Current	$I_Y = 0.5\text{ A}$					70		mA
	$I_Y = 1\text{ A}$		140					mA
Peak to Peak Yoke Current (Pin 4)				1.6			1.0	A
Flyback Voltage	$I_Y = 1\text{ A}$		51					V
Peak Sync. Input Voltage (Positive or Negative)		1.0			1.0			Vpk
Peak to Peak Oscillator Sawtooth Voltage			2.4			2.4		Vpk-pk
Sync. Input Resistance	$V_8 = 1\text{ V}$		3.5			3.5		k Ω
Flyback Time	$I_Y = 1\text{ A}$		0.6	0.8				
	$I_Y = 0.5\text{ A}$					0.7		ms
Pull-in Range (Below 50 Hz)			7.0			7.0		Hz
Oscillator Frequency Drift with Supply Voltage	$V_+ = 10\text{ to }40\text{ V}$					0.01		$\frac{\text{Hz}}{\text{V}}$
	$V_+ = 10\text{ to }27\text{ V}$		0.01					$\frac{\text{Hz}}{\text{V}}$
Oscillator Frequency Drift with Tab Temperature	$T_{\text{tab}} = 40\text{ to }120^\circ\text{C}$		0.015			0.015		$\frac{\text{Hz}}{^\circ\text{C}}$

TYPICAL PERFORMANCE CURVES – TDA1170


RELATIVE CHANGE IN QUIESCENT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




RELATIVE CHANGE IN QUIESCENT VOLTAGE AS A FUNCTION OF TAB TEMPERATURE




REGULATED VOLTAGE (V_6, V_7) AS A FUNCTION OF SUPPLY VOLTAGE




REGULATED VOLTAGE (V_6, V_7) AS A FUNCTION OF TAB TEMPERATURE



FREQUENCY VARIATION OF UNSYNCHRONIZED OSCILLATOR AS A FUNCTION OF SUPPLY VOLTAGE




FREQUENCY VARIATION OF UNSYNCHRONIZED OSCILLATOR AS A FUNCTION OF TAB TEMPERATURE




TYPICAL PERFORMANCE CURVES – TDA1270


RELATIVE CHANGE IN QUIESCENT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




RELATIVE CHANGE IN QUIESCENT VOLTAGE AS A FUNCTION OF TAB TEMPERATURE




REGULATED VOLTAGE (V_6, V_7) AS A FUNCTION OF SUPPLY VOLTAGE




REGULATED VOLTAGE (V_6, V_7) AS A FUNCTION OF TAB TEMPERATURE



FREQUENCY VARIATION OF UNSYNCHRONIZED OSCILLATOR AS A FUNCTION OF SUPPLY VOLTAGE



FREQUENCY VARIATION OF UNSYNCHRONIZED OSCILLATOR AS A FUNCTION OF TAB TEMPERATURE



APPLICATION INFORMATION (TDA1170)

The vertical oscillator is directly synchronized by the sync pulses (positive or negative); therefore its free running frequency must be lower than the sync frequency. The use of current feedback causes the yoke current to be independent of yoke resistance variations due to thermal effects. Therefore no thermistor is required in series with the yoke. The flyback generator applies a voltage, about twice the supply voltage, to the yoke. This produces a short flyback time together with a high useful power to dissipated power ratio.

$$t_{fly} \approx \frac{2 L_Y I_Y}{3V+}$$

where: L_Y = Yoke inductance (mH)
 $V+$ = Supply Voltage (V)
 I_Y = Peak to peak yoke current (A)

The supply current is : $I+ \approx \frac{I_Y}{8} + 0.02$

As can be seen, the supply current is independent of $V+$ and depends only on the yoke characteristics. The minimum value of $V+$ necessary for the required output current results in the maximum efficiency. The quiescent output voltage (pin 4) is fixed by the voltage feedback net network R7, R8, and R9 (Fig. 2a) according to:

$$V_4 = V_{10} \frac{R7 + R8 + R9}{R7}$$

The voltage on the inverting input of the amplifier (V_{10}) is $V_{10} \approx 2 V$. Typical application circuits are shown in Figures 3 and 4. A printed circuit board layout is shown in Figure 5.

TEST CIRCUITS

STATIC TEST CIRCUIT FOR MEASUREMENT OF

$-I_9, -I_{12}, \text{ AND } V_4$




Fig. 1a

STATIC TEST CIRCUIT FOR MEASUREMENT OF

$-I_{10}, V_6, V_7, \Delta V_6/\Delta V+ \text{ AND } \Delta V_7/\Delta V+$




Fig. 1b

DYNAMIC TEST CIRCUIT FOR TDA1170




Fig. 2a

DYNAMIC TEST CIRCUIT FOR TDA1270.




Fig. 2b

FAIRCHILD • TDA1170 • TDA1270

TYPICAL APPLICATION CIRCUIT FOR B & W 24" 110° TV SETS




Fig. 3

Typical performance of circuit in Fig. 3 ($V_+ = 22\text{ V}$; $I_Y = 1\text{ A}$; $R_Y = 10\ \Omega$; $L_Y = 20\text{ mH}$)

I_+	Supply current	140	mA
t_{fly}	Flyback time	0.75	ms
I_Y	Maximum scanning current (peak to peak)	1.2	A
V_+	Operating supply voltage	20 to 24	V
P_D	TDA1170 power dissipation	2.2	W

For safe working up to $T_A = 50^\circ\text{C}$ a heatsink of $\theta = 40^\circ\text{C/W}$ is required and each tab of the TDA1170 must be soldered to 1 cm^2 copper area of the printed circuit board.

TYPICAL APPLICATION CIRCUIT FOR B & W SMALL SCREEN TV SETS.





Fig. 4

Typical performance of circuit in Fig. 4 ($V_+ = 10.8\text{ V}$; $I_Y = 1\text{ A}$; $R_Y = 4\ \Omega$; $L_Y = 7.5\text{ mH}$)

I_+	Supply current	150	mA
t_{fly}	Flyback time	0.7	ms
I_Y	Maximum scanning current (peak to peak)	1.15	A
V_+	Operating supply voltage	10.8	V
P_D	TDA1170 power dissipation	1.3	W

For safe working up to $T_A = 50^\circ\text{C}$ a heatsink of $\theta = 30^\circ\text{C/W}$ is required and each tab of the TDA1170 must be soldered to 1 cm^2 copper area of the printed circuit board.

PC BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 3 AND FIG. 4 (1:1 SCALE)



C9 is not mounted on the PC board.

Fig. 5

FAIRCHILD • TDA1170 • TDA1270

APPLICATIONS INFORMATION (TDA1270)

The high current capability of the TDA1270 allows low current gain transistors to be used in driving low impedance yokes. The oscillator is directly synchronized by the sync pulses; therefore its free frequency must be lower than the sync. frequency. The sync. input (pin 8) can be driven by positive or negative pulses.

The quiescent output voltage (V_4) is fixed by the voltage feedback network, R7, R8, and R9 (Fig. 6) according to:

$$V_4 = V_{10} \frac{R7 + R8 + R9}{R9}$$

The voltage on the inverting input of the amplifier, V_{10} , is $V_{10} \cong 2 \text{ V}$. Typical application circuits are shown in Fig. 6, 8, 10. Printed circuit board layouts are shown in Fig. 7 and 9.

TYPICAL APPLICATION CIRCUIT FOR LARGE SCREEN COLOR TV SETS




Fig. 6

I+	Supply Current
t_{fly}	Flyback Time
I _y	Maximum Scanning Current (Peak to Peak)
V+	Operating Supply Voltage
P _T	TDA1270 Power Dissipation
P _T	Output Transistors Power Dissipation
$\theta_{tab-amb}$	Heatsink θ Required for TDA1270
$\theta_{case-amb}$	θ of Output Transistors Heatsink (Total)

YOKE	
3.5 mH	1 mH
3.25 Ω	1.6 Ω
0.5 A	0.8 A
0.7 ms	0.6 ms
4 A	7.5 A
28 to 36 V	23 to 27 V
1.5 W	2.0 W
11 W	13 W
35°C/W	30°C/W
6°C/W	5°C/W

Stable continuous operation is ensured up to an ambient temperature of 55°C

FAIRCHILD • TDA1170 • TDA1270

PC BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 6 (1:1 SCALE)




Fig. 7

TYPICAL APPLICATION CIRCUIT FOR 12" TO 17" (110°, 20 mm NECK) B & W TV SET.




Fig. 8

Typical Performance of Circuit in Fig. 8

I_+	Supply Current	110	mA
t_{fly}	Flyback Time	0.8	ms
I_y	Maximum Scanning Current (Peak to Peak)	0.9	A
V+	Operating Supply Voltage	23 to 27	V
P_T	TDA1270 Power Dissipation	2.4	W

For safe working up to $T_A = 50^\circ\text{C}$ a heatsink of $\theta = 30^\circ\text{C/W}$ is required and each tab of the TDA1270 must be soldered to 1 cm² copper area of the printed circuit board.

PC BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 8 (1:1 SCALE)





Fig. 9

Fig. 10 shows an output stage employing two NPN power transistors and a service switch that stops the vertical deflection during convergence adjustment.

VERTICAL DEFLECTION CIRCUIT EMPLOYING TWO NPN POWER OUTPUT TRANSISTORS.



• TOLERANCE 5%

Fig. 10

MOUNTING INSTRUCTIONS

The junction to ambient thermal resistance of the TDA1170 and TDA1270 can be reduced by soldering the tabs to a suitable copper area of the printed circuit board (Fig. 12) or to an external heatsink (Fig. 13).

The diagram of Fig. 14 shows the maximum dissippable power P_D and the θ_{J-A} as a function of the side "L" to two equal square copper areas having a thickness of 35μ (1.4 mil). During soldering, the tab temperature must not exceed 250°C and the soldering time must not be longer than 10 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

EXAMPLE OF P.C. BOARD COPPER AREA USED AS HEATSINK




Fig. 12

EXAMPLE OF CIRCUIT WITH ETERNAL HEATSINK




Fig. 13

MAXIMUM POWER DISSIPATION AND THERMAL RESISTANCE AS A FUNCTION OF COPPER LENGTH (L)




Fig. 14

MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




Fig. 15

TDA1190 • TDA1190Z

ONE CHIP TV SOUND SYSTEM

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The TDA1190 and TDA1190Z are silicon monolithic integrated circuits in 12-pin plastic power packages. They perform all the functions needed for TV sound systems, including IF limiter-amplifier, FM detector, AF preamplifier and power output stage. The TDA1190 is specified for 5.5 MHz (PAL) sound systems and the TDA1190Z is specified for 4.5 MHz (NTSC) sound systems. They are constructed using the Fairchild Planar* epitaxial process.

They provide an output power of 4.2 W into a 16 Ω load at $V_+ = 24$ V, or 1.5 W into an 8.0 Ω load at $V_+ = 12$ V. This performance, together with the FM-IF section characteristics of high sensitivity, high AM rejection and low distortion, enables them to be used in almost every type of television receiver. No external shielding is needed.

The basic differences between the TDA1190 and TDA1190Z are:


The TDA1190Z is designed for a larger volume control potentiometer (22 k Ω vs 2.2 k Ω). The TDA1190 includes one of the gain adjust resistors on the chip, while in the TDA1190Z both are required in the external circuitry.

- DC VOLUME CONTROL
- ACTIVE LOW PASS FILTER
- OUTPUT POWER 4.2 W (24 V — 16 Ω)
- HIGH SENSITIVITY
- EXCELLENT AM REJECTION

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	28 V
Input Signal Voltage	1.0 V
Output Peak Current (Non-repetitive)	2.0 A
Output Peak Current (Repetitive)	1.5 A
Power Dissipation: at $T_{tab} = 90^\circ\text{C}$	5.0 W
at $T_A = 80^\circ\text{C}$ (Free Air)	1.0 W
Storage and Junction Temperature	-40°C to $+150^\circ\text{C}$
Pin Temperature (Soldering, 10 s)	260 $^\circ\text{C}$

CONNECTION DIAGRAM
12-PIN POWER PACKAGE
(TOP VIEW)
PACKAGE OUTLINE 9W
PACKAGE CODE P3




ORDER INFORMATION

TYPE	PART NO.
1190	TDA1190
1190Z	TDA1190Z


*Planar is a patented Fairchild process.

EQUIVALENT CIRCUIT



FAIRCHILD • TDA1190/TDA1190Z

BLOCK DIAGRAM



TDA1190

ELECTRICAL CHARACTERISTICS: See Test Circuits

V+ = 24 V, T_A = 25°C unless otherwise specified.

CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (Pin 10)		9.0		28	V
Quiescent Output Voltage (Pin 9)	V+ = 24 V	11	12	13	V
	V+ = 12 V	5.5	6.0	6.5	V
Quiescent Drain Current	V+ = 24 V		22	35	mA
	V+ = 12 V		19	31	mA
Output Power	THD = 10%, f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 25 kHz	V+ = 24 V, R _L = 16 Ω	3.0	4.2	W
		V+ = 12 V, R _L = 8.0 Ω		1.5	W
Output Power	THD = 2%, f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 25 kHz	V+ = 24 V, R _L = 16 Ω		3.4	W
		V+ = 12 V, R _L = 8.0 Ω		1.4	W
Input Limiting Voltage (-3.0 dB) at Pin 1	f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 7.5 kHz, P ₁ = 0		30		μV
Distortion	P _o = 50 mW, f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 7.5 kHz	V+ = 24 V, R _L = 16 Ω		0.55	%
		V+ = 12 V, R _L = 8.0 Ω		0.65	%
Frequency Response of Audio Amplifier (-3.0 dB)	R _L = 16 Ω, C ₁₀ = 200 pF,	R _{FB} = 18 Ω		50 to 12,000	Hz
	C ₁₂ = 1000 pF, P ₁ = 220 Ω	R _{FB} = 10 Ω		50 to 9,100	Hz
Recovered Audio Voltage (Pin 12)	V _{IN} ≥ 1.0 mV, f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 7.5 kHz, P ₁ = 0		60		mV
Amplitude Modulation Rejection	V _{IN} ≥ 1.0 mV, f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 50 kHz, m = 0.3		55		dB
Signal and Noise to Noise Ratio	V _{IN} ≥ 1.0 mV, V _o = 4.0 V, f _o = 5.5 MHz, f _m = 1.0 kHz, Δf = ± 50 kHz		70		dB
Feedback Resistance (Between Pins 7 and 9)	Internal Resistor	3.5	5.0	6.5	kΩ
Input Resistance (Pin 1)			30		kΩ
Input Capacitance (Pin 1)			5.0		pF
Supply Voltage Rejection Ratio	R _L = 4.0 Ω, f _{ripple} = 100 Hz, P ₁ = 2.2 kΩ		46		dB
DC Volume Control Attenuation	P ₁ = 2.2 kΩ		90		dB

FAIRCHILD • TDA1190/TDA1190Z

TDA1190Z

ELECTRICAL CHARACTERISTICS: See Test Circuits

$V_+ = 24\text{ V}$, $T_A = 25^\circ\text{C}$ unless otherwise specified.

CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (Pin 10)		9.0		28	V
Quiescent Output Voltage (Pin 9)	$V_+ = 24\text{ V}$	11	12	13	V
	$V_+ = 12\text{ V}$	5.1	6.0	6.9	V
Quiescent Drain Current	$P_1 = 22\text{ k}\Omega$	11	22	35	mA
			19		mA
Output Power	THD = 10%, $f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 25\text{ kHz}$		4.2		W
	$V_+ = 24\text{ V}$, $R_L = 16\ \Omega$ $V_+ = 12\text{ V}$, $R_L = 8.0\ \Omega$		1.5		W
Output Power	THD = 2%, $f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 25\text{ kHz}$		3.5		W
	$V_+ = 24\text{ V}$, $R_L = 16\ \Omega$ $V_+ = 12\text{ V}$, $R_L = 8.0\ \Omega$		1.4		W
Input Limiting Voltage (−3.0 dB) at Pin 1	$f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 7.5\text{ kHz}$, $P_1 = 0$		40	100	μV
Distortion	$P_o = 50\text{ mW}$, $f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 7.5\text{ kHz}$		0.75		%
	$V_+ = 24\text{ V}$, $R_L = 16\ \Omega$ $V_+ = 12\text{ V}$, $R_L = 8.0\ \Omega$		1.0		%
Frequency Response of Audio Amplifier (−3.0 dB)	$R_L = 16\ \Omega$, $C_{10} = 120\text{ pF}$, $C_{12} = 470\text{ pF}$, $P_1 = 22\text{ k}\Omega$		70 to 12,000		Hz
	$R_{FB} = 82\ \Omega$ $R_{FB} = 47\ \Omega$		70 to 7,000		Hz
Recovered Audio Voltage (Pin 12)	$V_{IN} \geq 1.0\text{ mV}$, $f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 7.5\text{ kHz}$, $P_1 = 0$		120		mV
Amplitude Modulation Rejection	$V_{IN} \geq 1.0\text{ mV}$, $f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 25\text{ kHz}$, $m = 0.3$		55		dB
Signal and Noise to Noise Ratio	$V_{IN} \geq 1.0\text{ mV}$, $V_o = 4.0\text{ V}$, $f_o = 4.5\text{ MHz}$, $f_m = 400\text{ Hz}$, $\Delta f = \pm 25\text{ kHz}$	50	65		dB
Feedback Resistance (Between Pins 7 and 9)	External Resistor		22		$\text{k}\Omega$
Input Resistance (Pin 1)			30		$\text{k}\Omega$
Input Capacitance (Pin 1)	$V_{IN} = 1.0\text{ mV}$, $f_o = 4.5\text{ MHz}$		5.0		pF
Supply Voltage Rejection Ratio	$R_L = 4.0\ \Omega$, $f_{\text{ripple}} = 100\text{ Hz}$, $P_1 = 22\text{ k}\Omega$		46		dB
DC Volume Control Attenuation	$P_1 = 12\text{ k}\Omega$		90		dB


PACKAGE THERMAL RESISTANCE

$\theta_{j\text{-tab}}$	Thermal resistance junction–tab	max	12	$^\circ\text{C/W}$
$\theta_{j\text{-amb}}$	Thermal resistance junction–ambient	max	70*	$^\circ\text{C/W}$

*With tabs soldered to printed circuit with minimized copper area.

FAIRCHILD • TDA1190/TDA1190Z

TEST CIRCUIT – TDA1190




*RC = 50 μs

L1 = 12 μH
 Qu = 80
 fo = 5.5 MHz

V+	12	24	V
RL	8	16	Ω
RFB	18	10	Ω

TEST CIRCUIT – TDA1190Z




*RC = 75 μs

L1 = 10 μH
 Qu = 60
 fo = 4.5 MHz


V+	12	24	V
RL	8	16	Ω
RFB	82	47	Ω

TYPICAL PERFORMANCE CURVES FOR TDA1190


RELATIVE AUDIO OUTPUT VOLTAGE AND OUTPUT NOISE AS A FUNCTION OF INPUT VOLTAGE




OUTPUT VOLTAGE ATTENUATION AS A FUNCTION OF dc VOLUME CONTROL RESISTANCE




AMPLITUDE MODULATION REJECTION AS A FUNCTION OF INPUT VOLTAGE




Δ AMR AS A FUNCTION OF CHANGE IN TUNING FREQUENCY




RECOVERED AUDIO AS A FUNCTION OF UNLOADED Q




TOTAL HARMONIC DISTORTION AS A FUNCTION OF POWER OUTPUT




TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY DEVIATION



TOTAL HARMONIC DISTORTION AS A FUNCTION OF CHANGE IN TUNING FREQUENCY




RELATIVE AUDIO AMPLIFIER VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




TYPICAL PERFORMANCE CURVES FOR TDA1190 (Cont'd)


RELATIVE OVERALL VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




POWER SUPPLY RIPPLE REJECTION AS A FUNCTION OF RIPPLE FREQUENCY




POWER SUPPLY RIPPLE REJECTION AS A FUNCTION OF VOLUME CONTROL ATTENUATION




POWER OUTPUT AS A FUNCTION OF SUPPLY VOLTAGE




MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE (SINE WAVE OPERATION)



POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT




QUIESCENT OUTPUT VOLTAGE (PIN 9) AS A FUNCTION OF SUPPLY VOLTAGE




TYPICAL PERFORMANCE CURVES FOR TDA1190Z


RELATIVE AUDIO OUTPUT VOLTAGE AND OUTPUT NOISE AS A FUNCTION OF INPUT VOLTAGE




OUTPUT VOLTAGE ATTENUATION AS A FUNCTION OF dc VOLUME CONTROL RESISTANCE




AMR AS A FUNCTION OF INPUT VOLTAGE




Δ AMR AS A FUNCTION OF CHANGE IN TUNING FREQUENCY




RECOVERED AUDIO AS A FUNCTION OF UNLOADED Q




TOTAL HARMONIC DISTORTION AS A FUNCTION OF POWER OUTPUT




TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY DEVIATION



TOTAL HARMONIC DISTORTION AS A FUNCTION OF CHANGE IN TUNING FREQUENCY




RELATIVE AUDIO AMPLIFIER VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




TYPICAL PERFORMANCE CURVES FOR TDA1190Z (Cont'd)


RELATIVE OVERALL VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




POWER SUPPLY RIPPLE REJECTION AS A FUNCTION OF RIPPLE FREQUENCY




POWER SUPPLY RIPPLE REJECTION AS A FUNCTION OF VOLUME CONTROL ATTENUATION




POWER OUTPUT AS A FUNCTION OF SUPPLY VOLTAGE




MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE (SINE WAVE OPERATION)



POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF POWER OUTPUT



QUIESCENT OUTPUT VOLTAGE (PIN 9) AS A FUNCTION OF SUPPLY VOLTAGE




FAIRCHILD • TDA1190/TDA1190Z

APPLICATIONS INFORMATION

The electrical characteristics of the TDA1190 and TDA1190Z remain almost constant over the frequency range 4.5 to 6.0 MHz, and therefore can be used in all television standards (FM mod.). They have a high input impedance to operate with a ceramic filter or with a tuned circuit that provides the necessary input selectivity.

The value of the resistors connected to pin 7 determines the AC gain of the audio frequency amplifier. With the TDA1190 (Figure 1), only one resistor (R_{FB}), is required to adjust the gain. The second resistor is included on the chip (typically $5.0\text{ k}\Omega$ between pins 7 and 9). In the TDA1190Z (Figure 2), two resistors are required to adjust the gain (R_4 and R_{FB}). This arrangement provides more accurate adjustment of gain.

TYPICAL APPLICATIONS CIRCUIT – TDA1190



L1 = 12 μ H
 $Q_w = 80$
 $f_o = 5.5\text{ MHz}$

V+	12	24	V
R_L	8	16	Ω
R_{FB}	18	10	Ω

Fig. 1


FAIRCHILD • TDA1190/TDA1190Z

APPLICATIONS INFORMATION (Cont'd)

The desired gain should be selected in relation to the frequency deviation at which the AF amplifier's output stage starts clipping. The capacitance connected between pins 9 and 8 determines the upper cut-off frequency of the audio band. If larger bandwidth is required, C10/C12 must be reduced keeping the C12/C10 ratio as shown in figure 1 or figure 2. The capacitance connected between pin 12 and ground, together with the internal resistor of 10 kΩ, forms the de-emphasis network. The Boucherot cell eliminates the high frequency oscillations caused by the inductive load and the wires connecting the loudspeaker. (R3, C13).

The TDA1190Z is also designed to operate with a larger volume control resistance than the TDA1190 for those systems where this is desired. The typical volume control resistance for the TDA1190Z is 22 kΩ and for the TDA1190 it is 2.2 kΩ.

TYPICAL APPLICATIONS CIRCUIT – TDA1190Z



L1 = 10 μH
 Qu = 60
 f_o = 4.5 MHz

V+	12	24	V
R _L	8	16	Ω
R _{FB}	82	47	Ω

Fig. 2






Fig. 3



P. C. BOARD
COPPER SIDE

Fig. 4



*TDA1190 and TDA1190Z components.
R4 is required only for TDA1190Z.

COMPONENTS LOCATION
(TOP VIEW)

Fig. 5

MOUNTING INSTRUCTION

The θ_{j-amb} of the TDA1190 and TDA1190Z can be reduced by soldering the tabs to a suitable copper area of the printed circuit board (Fig. 6 or to an external heatsink (Fig. 7). Figure 8 shows the maximum allowable power P_D and the θ_{j-amb} as a function of the side "L" of the two equal square copper areas having a thickness of 35μ (1.4 mils). During soldering the tab temperature must not exceed 260°C and the soldering time must not be longer than 10 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.




Fig. 6




Fig. 7




Fig. 8




Fig. 9

TDA2002 • TDA2002A

8 WATT AUDIO POWER AMPLIFIERS

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The TDA2002 and TDA2002A are monolithic integrated circuits designed for class B audio power amplifier applications using low impedance loads (down to 1.6 Ω). They are constructed using the Fairchild Planar* epitaxial process. The devices typically provide 8 W at 14.4 V, 2 Ω and 6.5 W at 16 V, 4 Ω .

The TDA2002 and TDA2002A are provided in a 5-pin power package, with two pin configurations (H and V) for ease in mounting either horizontally or vertically in the PC board.


The TDA2002A is the same electrically as the TDA2002 except it does not include the overvoltage (Load dump) protection circuit.

- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION (AC)
- OVERVOLTAGE PROTECTION (TDA2002)
- LOW EXTERNAL COMPONENTS
- HIGH CURRENT CAPABILITY (3.5 A)
- MINIMUM SPACE REQUIREMENT
- WIDE SUPPLY VOLTAGE RANGE (8 V to 18 V)

ABSOLUTE MAXIMUM RATINGS

	TDA2002	TDA2002A
Peak Supply Voltage (50 ms)	40 V	---
Supply Voltage	28 V	28 V
Operating Supply Voltage	18 V	18 V
Output Current (Repetitive)	3.5 A	3.5 A
Output Current (Non-Repetitive)	4.5 A	4.5 A
Power Dissipation: at $T_C = 90^\circ\text{C}$	15 W	15 W
Storage Temperature	-40 to 150°C	-40 to 150°C
Pin Temperature (Soldering, 10 s)	260°C	260°C

CONNECTION DIAGRAM
5-PIN POWER PACKAGE
(TOP VIEW)
PACKAGE OUTLINE GO
PACKAGE CODE H, V



ORDER INFORMATION


TYPE	PART NO.
2002H	TDA2002H
2002V	TDA2002V
2002AH	TDA2002AH
2002AV	TDA2002AV

* Planar is a patented Fairchild Process.

THERMAL DATA

θ_{JC} Thermal resistance junction to case (max) 4°C/W

EQUIVALENT CIRCUIT



GND = Pin 3
 ○ = Pin Numbers

FAIRCHILD • TDA2002 • TDA2002A

ELECTRICAL CHARACTERISTICS: $V_+ = 14.4 \text{ V}$, $T_A = 25^\circ \text{C}$, unless otherwise specified; see test circuit

CHARACTERISTICS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Output Voltage (Pin 4)		6.4	7.2	8.0	V
Quiescent Drain Current (Pin 5)			45	80	mA
Power Output	THD = 10% $A_V = 100$ $f = 1 \text{ kHz}$ $V_+ = 16 \text{ V}$ $R_L = 4 \Omega$ $V_+ = 16 \text{ V}$ $R_L = 2 \Omega$ $V_+ = 14.4 \text{ V}$ $R_L = 4 \Omega$ $V_+ = 14.4 \text{ V}$ $R_L = 2 \Omega$		6.5 10 5.2 8		W W W W
Input Saturation Voltage (rms)		600			mV
Input Sensitivity	$A_V = 100$ $f = 1 \text{ kHz}$ $P_{OUT} = .5 \text{ W}$ $R_L = 4 \Omega$ $P_{OUT} = .5 \text{ W}$ $R_L = 2 \Omega$ $P_{OUT} = 5.2 \text{ W}$ $R_L = 4 \Omega$ $P_{OUT} = 8 \text{ W}$ $R_L = 2 \Omega$		15 11 55 50		mV mV mV mV
Frequency Response (-3 dB)	$R_L = 4 \Omega$ $C_{FB} = 39 \text{ nF}$ $R_{FB} = 39 \Omega$ See Figs 15, 19		40- 15000		Hz
Total Harmonic Distortion	$A_V = 100$ $f = 1 \text{ kHz}$ $P_{OUT} = 0.05\text{-}3.5 \text{ W}$ $(R_L = 4 \Omega)$ $P_{OUT} = 0.05\text{-}5 \text{ W}$ $(R_L = 2 \Omega)$		0.2 0.2		% %
Input Resistance (Pin 1)	$f = 1 \text{ kHz}$	70	150		k Ω
Voltage Gain (open loop)	$f = 1 \text{ kHz}$ $R_L = 4 \Omega$		80		dB
(closed loop)		39.5	40	40.5	dB
Input Noise Voltage	BW (-3dB) = 40-15000 Hz Note 1		4		μV
Input Noise Current			60		pA
Efficiency	$A_V = 100$ $f = 1 \text{ kHz}$ $P_{OUT} = 5.2 \text{ W}$ $R_L = 4 \Omega$ $P_{OUT} = 8 \text{ W}$ $R_L = 4 \Omega$		68 58		% %
Supply Voltage Rejection Ratio	$A_V = 100$ $R_L = 4 \Omega$ $R_g = 10 \text{ k}\Omega$ $f_{\text{ripple}} = 100 \text{ Hz}$ $V_{\text{ripple}} = 0.5 \text{ V}$	30	35		dB

Note 1: Bandwidth (-3 dB) of test equipment = 10-25000 Hz

TYPICAL PERFORMANCE CURVES

QUIESCENT OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 1

QUIESCENT DRAIN CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 2

OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE




Fig. 3

OUTPUT POWER AS A FUNCTION OF LOAD RESISTANCE (R_L)




Fig. 4

INPUT VOLTAGE AS A FUNCTION OF VOLTAGE GAIN ($R_L = 4 \Omega$)




Fig. 5

INPUT VOLTAGE AS A FUNCTION OF VOLTAGE GAIN ($R_L = 2 \Omega$)




Fig. 6

TOTAL HARMONIC DISTORTION AS A FUNCTION OF OUTPUT POWER




Fig. 7

TOTAL HARMONIC DISTORTION AS A FUNCTION OF FREQUENCY ($R_L = 2 \Omega$; $R_L = 4 \Omega$)




Fig. 8

SUPPLY VOLTAGE REJECTION AS A FUNCTION OF VOLTAGE GAIN




Fig. 9

TYPICAL PERFORMANCE CURVES (Cont'd)

SUPPLY VOLTAGE REJECTION AS A FUNCTION OF FREQUENCY




Fig. 10

POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF OUTPUT POWER ($R_L = 4 \Omega$)




Fig. 11

POWER DISSIPATION AND EFFICIENCY AS A FUNCTION OF OUTPUT POWER ($R_L = 2 \Omega$)




Fig. 12

MAXIMUM POWER DISSIPATION AS A FUNCTION OF SUPPLY VOLTAGE (SINE WAVE OPERATION)




Fig. 13

MAXIMUM ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




Fig. 14

CAPACITOR (CFB) AS A FUNCTION OF GAIN (VARIOUS BANDWIDTHS)




Fig. 15

OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




Fig. 16

OUTPUT POWER AND DRAIN CURRENT AS A FUNCTION OF CASE TEMPERATURE ($R_L = 4 \Omega$)




Fig. 17

OUTPUT POWER AND DRAIN CURRENT AS A FUNCTION OF CASE TEMPERATURE ($R_L = 2 \Omega$)




Fig. 18

DESIGN CONSIDERATIONS

The board layout of the TDA2002 and TDA2002A is critical to assure good stability. The layout shown in Figure 20 is recommended. If a different layout is used, it is important that the ground points of inputs 1 and 2 be well decoupled from the ground of the output. Pin lengths should be as short as possible.

The component values shown on the applications schematics are recommended. However, other values may be used, and Table 1 is intended to serve as a guide for the designer on the effect of changing component values.

No electrical insulation is needed between the package tab and the heat-sink, if the heat sink is electrically isolated or is at ground potential.

Component	Recommended value	Purpose	Larger than recommended value	Smaller than recommended value
C1	10 μ F	Input DC decoupling		Noise at switch-on, switch-off
C2	470 μ F	Ripple rejection		Degradation of PSRR
C3	0.1 μ F	Supply bypassing		Danger of oscillation
C4	1000 μ F	Output coupling to load		Higher low frequency cutoff
C5	0.1 μ F	Frequency stability		Danger of oscillation at high frequencies with inductive loads
CFB	$\approx \frac{1}{2\pi BR1}$	Upper frequency cutoff	Lower bandwidth	Larger bandwidth
R1	$(A_V - 1) \cdot R2$	Closed loop gain determination		Increase of drain current
R2	2.2 Ω	Closed loop gain and PSRR determination	Degradation of PSRR	
R3	1 Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads	
RFB	$\approx 20 R2$	Upper frequency cutoff	Poor high frequency attenuation	Danger of oscillation

TABLE 1

APPLICATIONS INFORMATION:

Several typical applications of the TDA2002 and TDA2002A are shown in this section, together with printed circuit board layouts.

Figures 19 and 20 show a typical circuit with CFB, RFB shown dashed. CFB and RFB may be used to adjust the bandwidth after the gain has been set by the ratio R1/R2. (See Figure 15).

Figures 23 and 24 show a typical 15 watt bridge circuit utilizing two devices. A potentiometer (P1) is included to balance the offset voltages between the two devices.

TYPICAL APPLICATION CIRCUIT




Fig. 19

P.C. BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 19 (1:1 SCALE)




Fig. 20

LOW COST APPLICATION CIRCUIT




Fig. 21

P.C. BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 21 (1:1 SCALE)




Fig. 22

15 WATT BRIDGE CIRCUIT




Fig. 23

P.C. BOARD AND COMPONENT LAYOUT FOR THE CIRCUIT OF FIG. 23 (1:1 SCALE)




Fig. 24

THERMAL SHUTDOWN

Both the TDA2002 and TDA2002A have been designed with a thermal shutdown feature. Typical curves of output power and supply current as a function of case temperature are shown in Figures 17 and 18. The thermal overload circuit reduces the drive to the output stage when the junction temperature exceeds the design threshold. The result is a reduced supply current and power output consistent with maintaining the junction temperature at the design limit.

The thermal overload feature offers several important advantages to the circuit designer:

1. The device can withstand excessive ambient temperatures (below 150° C) and temporary or permanent overloads on the output.
2. The safety margin on the heat sink design may be reduced because the device will not be damaged by excessive junction temperature (below 150° C). The only result of this increased junction temperature will be a reduction in output power and supply current.

OVERVOLTAGE (LOAD DUMP) PROTECTION

The TDA2002 has been designed with a built-in circuit which enables this device to withstand a series of voltage spikes (see Figure 25). The load dump feature starts at about 18 V, so the operating voltage must not exceed 18 V.

This feature is particularly important in automobile applications, and the pulse train shown in Figure 25 is intended to simulate the voltage spikes which often occur on the supply line in automotive applications.

If the supply voltage peaks exceed 40 V, then an LC network must be inserted between the supply and Pin 5 to assure that the pulses at Pin 5 will not exceed the limits shown in Figure 25. A typical LC network is shown in Figure 26. With this network a train of pulses up to 120 V and 2 ms wide can be applied from the supply line.




Fig. 25





Fig. 26

TEST CIRCUIT



TDA2510

CHROMINANCE COMBINATION FAIRCHILD LINEAR INTEGRATED CIRCUITS


GENERAL DESCRIPTION – The TDA2510 is a monolithic integrated circuit designed for the chrominance function of a color television receiver. It is designed to interface directly with the TDA2521, using a minimum number of external components. The TDA2510 is constructed on a single silicon chip using the Fairchild Planar* epitaxial process.

- CHROMA AMPLIFIER WITH ACC
- CONTROL VOLTAGE AMPLIFIER
- BURST SEPARATOR
- COLOR KILLER AND COLOR KILLER VOLTAGE DETECTOR
- LINEAR ELECTRONIC POTENTIOMETER FOR SATURATION CONTROL
- SCHMITT TRIGGER FOR COLOR KILLER
- CHROMA DELAY LINE DRIVER STAGE
- COLOR BURST OUTPUT STAGE

ABSOLUTE MAXIMUM RATINGS

Supply voltage	15 V
Collector voltage of chroma output transistor (pin 7)	20 V
($P_D = 100$ mW max)	
Collector current of chroma output transistor (pin 7)	20 mA
Collector current of color killer output transistor (pin 11)	10 mA
Power dissipation	500 mW
Operating temperature range	-25°C to +60°C
Storage temperature range	-55°C to +125°C
Pin Temperature (Soldering 10 s)	260°C


CONNECTION DIAGRAM 16-PIN DIP (TOP VIEW) PACKAGE OUTLINE 9B




ORDER INFORMATION

TYPE	PART NO.
2510	TDA2510

BLOCK DIAGRAM





FAIRCHILD • TDA2510


ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{ V}$, see test circuit unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Chroma Input (pin 2) V_{IN} (Symmetrical or Asymmetrical) Color bars (V_2 p-p) Input Voltage Range (V_2 p-p) Input Impedance (Z_2)	Note 1	-20 2.0	100	+6.0	mVp-p dB k Ω
Burst Output (Emitter Follower) (pin 8) DC Voltage at Burst Output (V_8) Burst Output (V_8 p-p) Burst Output Limiting Level	Note 1		9.0 0.5 1.5		V Vp-p Vp-p
Chroma Output (without Burst) (pin 6) DC Voltage at Chroma Output (V_6) Chroma Output (Color Bars) at nominal Saturation and Maximum contrast (V_6 p-p) Signal Plus Noise to Noise Ratio Saturation Control Range Phase Angle compared to Burst Output at Nominal Saturation Phase angle Shift during Saturation Control Range +6 to -10 dB	Note 2 Note 3		7.0 0.5		V Vp-p dB dB degrees degrees
Inputs for Control Voltage and Color Killer (pin 12, 15) Control Voltage (V_{15}) Input Voltage (Color On) V_{15} Input Voltage (Color Off) V_{15} Signal Suppression (Color Off) Control Input Impedance (Z_{15})	$V_{REF} =$ $V_{12} = 7\text{ V}$ $V_{12} = 7\text{ V}$ $V_{12} = 7\text{ V}$ $V_{12} = 7\text{ V}$		5.5 6.0 50 500	5.7	V V V dB k Ω
Saturation Control Input (pin 10) Voltage Range for Linear Control (V_{10}) Threshold Voltage for > 50 dB suppression Input Impedance (Z_{10})	Note 4	1.75 1.6	1.75 10	4.0	V V k Ω
Color Kill Switch Output (pin 11) Output Voltage (Color On) V_{11} Output Voltage (Color Off) V_{11} Internal Resistance			V_+ 10	0.5	V V k Ω
Burst Gating and Blanking Pulse (pin 9) Burst Gating and Blanking Pulse (positive or negative) ($\pm V_9$) Input Impedance (Z_9)		± 1.0	1.0	± 4.0	V k Ω
Color Killer Delay (pin 13) Delay Time as a Function of C_V			24		ms/ μF

NOTES:

1. Burst output kept constant by ACC circuit at approximately 0.5 Vpp.
2. Nominal saturation is defined as maximum saturation - 6 dB, chroma/burst input ratio is approximately 2.
3. Signal plus noise to noise is calculated as $V_{IN} (p-p)/6 (V_{noise} (rms))$ for a standard color bar signal.
4. Saturation increases with increasing V_{10} .

APPLICATIONS AND TEST CIRCUIT



TDA2521

PAL TV CHROMA DEMODULATOR COMBINATION FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION – The TDA2521 is a monolithic integrated circuit designed as a synchronous demodulator for PAL color television receivers. It includes an 8.8 MHz oscillator and divider, to generate two 4.4 MHz reference signals, and provides color difference outputs.


The TDA2521 is intended to interface directly with the TDA2510 with a minimum of external components and is constructed on a single silicon chip using the Fairchild Planar* epitaxial process.

- 8.8 MHz CHROMA SUBCARRIER OSCILLATOR AND DIVIDER TO GENERATE TWO 4.4 MHz REFERENCE SIGNALS
- KEYED PHASE COMPARATOR FOR OPTIMUM NOISE PERFORMANCE
- CHROMA CONTROL AND REFERENCE VOLTAGE
- COLOR KILLER AND IDENTIFICATION SIGNALS
- B-Y AND R-Y SYNCHRONOUS DEMODULATORS AND G-Y MATRIX
- TEMPERATURE COMPENSATED EMITTER FOLLOWER OUTPUTS
- PAL FLIP-FLOP AND SWITCH
- ON-CHIP CAPACITORS TO REDUCE CARRIER RESIDUE
- COLOR KILLED IN DEMODULATORS DURING FLYBACK
- VERTICAL BLANKING IN THE OUTPUT STAGES

ABSOLUTE MAXIMUM RATINGS


Supply Voltage	14 V
Internal Power Dissipation	600 mW
Operating Temperature Range	-20°C to +60°C
Storage Temperature Range	-55°C to +125°C
Pin Temperature (Soldering 10 s)	260°C

CONNECTION DIAGRAM 16-Pin DIP (TOP VIEW) PACKAGE OUTLINE 9B



ORDER INFORMATION
TYPE PART NO.
2521 TDA2521

BLOCK DIAGRAM



*Planar is a patented Fairchild process.

FAIRCHILD • TDA2521


ELECTRICAL CHARACTERISTICS: $V_+ = 12\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (I_{12})			40		mA
DEMODULATOR SECTION (Pins 1, 2, 3)					
Ratio of Demodulated Signals B-Y/R-Y G-Y Channel	$V_5 = V_6 = 50\text{ mV}_{\text{pk-pk}}$		1.78 Note 1		
Color Difference DC Output Voltage					
R-Y Output (V_3)			5.6		V
G-Y Output (V_2)			5.6		V
B-Y Output (V_1)			5.6		V
Color Difference Output Voltage					
R-Y Output ($V_{3\text{pk-pk}}$)	Note 2	2.4			$V_{\text{pk-pk}}$
G-Y Output ($V_{2\text{pk-pk}}$)		1.35			$V_{\text{pk-pk}}$
B-Y Output ($V_{1\text{pk-pk}}$)		3.0			$V_{\text{pk-pk}}$
H/2 Ripple Voltage at R-Y Output ($V_{3\text{pk-pk}}$)				10	mV
Input Resistance of Chroma Inputs (R_5, R_6)		800			Ω
Input Capacitance of Chroma Inputs (C_5, C_6)				10	pF
Output Resistance of Color Difference Terminals (R_1, R_2, R_3)			250		Ω
REFERENCE SECTION					
Burst Signal Required on Pin 7 ($V_{7\text{pk-pk}}$)			0.5		$V_{\text{pk-pk}}$
Static Phase Error for $\pm 400\text{ Hz}$ Deviation between f_{Burst} and f_{Osc} .			± 5		degrees
Holding Range using a Typical Crystal			± 500		Hz
DC Control Output Voltage (V_{14})					
Without Burst Signal			7.0		V
With $0.5 V_{\text{pk-pk}}$ Burst Signal			5.5		V
ACC Reference Output Voltage (V_{13})			7.0		V
Keying Pulse Levels from Horizontal Combination TDA2590 (V_{15})					
Burst Keying (ON)				6.5	V
Burst Keying (OFF)		7.5			V
Blanking (ON)				6.5	V
Blanking (OFF)		7.5			V
Vertical Blanking (Pin 4)					
V_4 (ON)				$V_+ - 2$	V
V_4 (OFF)			V_+		
Oscillator Input Resistance (R_{11})			270		Ω
Oscillator Output Resistance (R_{10})			200		Ω

NOTES:

- G-Y output is typically equal to $-0.51\text{ (R-Y)} - 0.19\text{ (B-Y)}$
- Increase $V_{IN} = V_5 = V_6$ until gain is equal to 0.7 of small signal gain.

EQUIVALENT CIRCUIT



TDA2522

PAL TV CHROMA DEMODULATOR COMBINATION FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION— The TDA2522 is a monolithic integrated circuit designed as a synchronous demodulator for PAL color television receivers. It includes an 8.8 MHz oscillator and divider to generate two 4.4 MHz reference signals and provides color difference outputs.

The TDA2522 is intended to interface directly with the TDA2560 with a minimum of external components. The TDA2530 may be added if RGB drive is required. The TDA2522 is constructed using the Fairchild Planar* process.

- 8.8 MHz CHROMA SUBCARRIER OSCILLATOR AND DIVIDER TO GENERATE TWO 4.4 MHz REFERENCE SIGNALS
- KEYED BURST PHASE COMPARATOR FOR OPTIMUM NOISE PERFORMANCE
- ACC DETECTOR AND AMPLIFIER
- COLOR KILLER
- B - Y AND R - Y SYNCHRONOUS DEMODULATORS AND G - Y MATRIX
- TEMPERATURE COMPENSATED EMITTER FOLLOWER OUTPUTS
- PAL SWITCH AND FLIP-FLOP WITH INTERNAL IDENTIFICATION
- ON-CHIP CAPACITORS TO REDUCE CARRIER RESIDUE


ABSOLUTE MAXIMUM RATINGS

Supply Voltage	14 V
Internal Power Dissipation	600 mW
Operating Temperature Range	-20°C to +60°C
Storage Temperature Range	-20°C to +125°C
Pin Temperature (Soldering 10 s)	260°C

*Planar is a patented Fairchild process.

CONNECTION DIAGRAM 16-PIN DIP (TOP VIEW)


PACKAGE OUTLINE 9B



ORDER INFORMATION

TYPE	PART NO.
2522	TDA2522

BLOCK DIAGRAM




FAIRCHILD • TDA2522

ELECTRICAL CHARACTERISTICS: $V_+ = 12\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise specified

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (I_{11})			40		mA
DEMODULATOR SECTION					
Ratio of Demodulated Signals B-Y/R-Y G-Y Channel	$V_5 = V_6 = 50\text{ mV}_{pk-pk}$		1.78 Note 1		
Color Difference DC Output Voltage R-Y Output (V_3) G-Y Output (V_2) B-Y Output (V_1)			5.6 5.6 5.6		V V V
Color Difference Output Voltage R-Y Output (V_{3pk-pk}) G-Y Output (V_{2pk-pk}) B-Y Output (V_{1pk-pk})	Note 2	2.4 1.35 3.0			V_{pk-pk} V_{pk-pk} V_{pk-pk}
Chroma Input Signal (Including Burst) R-Y Input (V_{6pk-pk}) B-Y Input (V_{5pk-pk})	Note 3		500 350		mV mV
H/2 Ripple Voltage at R-Y Output (V_{3pk-pk})				10	mV_{pk-pk}
Input Resistance of Chroma Inputs (R5, R6) Input Capacitance of Chroma Inputs (C5, C6)		800		10	Ω pF
Output Resistance of Color Difference Terminals (R1, R2, R3)			250		Ω
REFERENCE SECTION					
Static Phase Error for ± 400 Hz Deviation between f Burst and f Oscillator		-5		+5	degrees
Holding Range using a Typical Crystal			± 500		Hz
Burst Signal Input with Keying Pulse Width of $4\ \mu\text{s}$	Note 4		.25		V_{pk-pk}
ACC Control Output Voltage (V_{14}) With Zero Burst With Correct Phase Burst Signal	0.25 V_{pk-pk} Burst		7.0 5.5		V V
ACC Reference Output Voltage (V_{12})			7.0		V
ACC Amplifier Output I_{13}	$V_{13} = 0.5\text{ to }5.0\text{ V}$	-200		+200	μA
Color Killer (V_{14} or V_{16}) OFF (V_{14}) ON (V_{14}) OFF (V_{16}) ON (V_{16})		6.0 7.0		5.6 5.0	V V V V
Color Killer Turn-On Delay	C_V Varied on Pin 16		20		ms/ μF
Keying Pulse Levels from Horizontal Combination TDA2590 (V_{15}) Burst Keying (ON) Burst Keying (OFF) Blanking (ON) Blanking (OFF)		7.5 2.0		6.5 1.0	V V V V
Oscillator Input Resistance (R9)			270		Ω
Oscillator Output Resistance (R10)			200		Ω

NOTES:

- G-Y output is typically equal to $-0.51\text{ (R-Y)} - 0.19\text{ (B-Y)}$.
- Increase $V_{IN} = V_5 = V_6$ until gain is equal to 0.7 of small signal gain.
- Color bar with 75% saturation.
- Burst amplitude is kept constant by ACC but varies linearly with keying pulse width.



TDA2530

RGB MATRIX PREAMPLIFIER

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION – The TDA2530 is a monolithic RGB matrix preamplifier for color TV receivers. It is constructed using the Fairchild Planar* process. The TDA2530 provides RGB drive to the picture tube and also includes clamping circuits. Symmetrical layout of the three channels assures uniform tracking and frequency response.

The TDA2530 is designed to be used with the TDA2560 and TDA2522 to form a three chip Chroma/Luma kit for PAL TV receivers

- **THREE MATCHED CHANNELS FOR MATRIXING**
- **MATCHED FREQUENCY RESPONSE AND TEMPERATURE STABILITY**
- **DIRECT DRIVE OF RGB VIDEO OUTPUT TRANSISTORS**
- **DC CLAMPING**


ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V+)	15 V
Voltage Applied to Pin 1, 2, 3, 4, 5, 6, 7	0 to V+
Voltage Applied to Pin 8	V+
Voltage Applied to Pin 10	From V ₁₁ to (3 V + V+)
Voltage Applied to Pin 12	From V ₁₃ to (3 V + V+)
Voltage Applied to Pin 14	From V ₁₅ to (3 V + V+)
Voltage Applied to Pin 11, 13, 15	0.3 V+ to V+
Current into Pin 8	-1 mA
Power Dissipation	1 W
Operating Temperature Range	-20°C to +60°C
Storage Temperature Range	-20°C to +125°C
Pin Temperature (Soldering 10 s)	260°C

CONNECTION DIAGRAM

16-PIN DIP
(TOP VIEW)

PACKAGE OUTLINE 9B



ORDER INFORMATION

TYPE	PART NO.
2530	TDA2530

*Planar is a patented Fairchild Process.

APPLICATIONS INFORMATION

The TDA2530 is normally driven with the color difference outputs from the TDA2522 and the luminance output from the TDA2560. These signals are matrixed within the TDA2530 to directly drive the video output transistors and provide the RGB drive to the picture tube.

The TDA2530 may also be used as a matrix circuit in other configurations for both NTSC and PAL television receivers, monitors, etc. . A typical circuit is shown in Figure 1.




Figure 1.

CLAMPING

With the clamping level potentiometers (Figure 1) set in their mid-positions, the clamping of the video output stages is :

$$V_{CL} = \left(\frac{V+}{2} \right) \left(1 + \frac{R_1}{R_2} - \frac{R_1}{R_3} \right)$$


VIDEO GAIN

The video output stage gain of the circuit of Figure 1 may be calculated as:

$$G = 1 + \frac{R_1}{R_2} + \frac{R_1}{R_3}$$

FAIRCHILD • TDA2530


SCHEMATIC DIAGRAM



Resistor values are in ohms (Ω).

FAIRCHILD • TDA2530

BLOCK DIAGRAM



FAIRCHILD • TDA2530

ELECTRICAL CHARACTERISTICS: $V_+ = 12\text{ V}$, $V_1 = 1.5\text{ V}$, $T_A = 25^\circ\text{C}$ measured in test circuit unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current (I_9)			50		mA
LUMINANCE					
Black Level (V_1)			1.5		V
Black-to-White Input Voltage Range			1.0		V_{pk-pk}
Input Resistance (R_1)		100			$k\Omega$
CHROMA DIFFERENCE INPUTS					
R-Y Input (V_2)	Note 1		1.4		V_{pk-pk}
G-Y Input (V_4)	Note 1		0.82		V_{pk-pk}
B-Y Input (V_6)	Note 1		1.78		V_{pk-pk}
Input Current (I_2, I_4, I_6)		-4.0	-2.0		μA
Input Current during Clamping (I_2, I_4, I_6)			± 0.2		mA
CLAMP PULSE INPUT					
Input Voltage for Clamping (V_8)					
ON Level	Note 2		6.5 to 12.0		V
OFF Level			0 to 5.5		V
Input Current for Clamping (I_8)				1	μA
ON Level		-20			μA
OFF Level					μA
FEEDBACK INPUT					
DC Level during Clamping (V_{11}, V_{13}, V_{15})			$\frac{V_+}{2}$		V
GAIN ADJUSTMENTS FOR COLOR DRIVE					
Adjustment Voltage Range (V_3, V_5, V_6)			0-10		V
Adjustment Voltage for Nominal Gain			5.0		V
Nominal Gain between Color Difference, Luminance Inputs, and Color Feedback Inputs	Note 3		0		dB
Adjustment Range of Nominal Gain	$\Delta V_3, V_5, V_7 = \pm 5\text{V}$	+3		-3	dB
DIFFERENTIAL AMPLIFIER					
Input Current (I_{11}, I_{13}, I_{15})			2		μA
Gain of Error Amplifier			20		mA/V
Output Current Swing (I_{10}, I_{12}, I_{14})			± 4.4		mA
Load Resistance (R_{10}, R_{12}, R_{14})	Note 4		680		Ω
Output Bias Voltage (V_{10}, V_{12}, V_{14})	Note 4		8		V

NOTES:

1. The inputs and therefore the corresponding outputs may be interchanged as all three channels are identical.
2. Switching from clamping ON to OFF occurs at approximately 6 Volts.
3. Negligible error signal is assumed.
4. The load resistors have series diodes (D in block diagram). Thus, the resistors can be ignored when $V_{10}, V_{12},$ and $V_{14} \geq V_+$. In this case, the external load resistors must be chosen such that the nominal current is 4.4 mA.

TDA2560

LUMINANCE AND CHROMINANCE CONTROL COMBINATION

FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION: The TDA2560 is a monolithic integrated circuit for use in the luma and chroma sections of color television receivers. It contains the brightness, saturation and contrast control circuitry and is manufactured using the Fairchild Planar* process. It is designed to interface directly with the TDA2522 chroma demodulator. The TDA2530 may be added to provide an RGB drive to the picture tube. The TDA2560 may also be used in NTSC receivers.

LUMINANCE SECTION


- LOW INPUT IMPEDANCE FOR EASE IN MATCHING DELAY LINE
- DC CONTRAST AND BRIGHTNESS CONTROL
- BLACK LEVEL CLAMP
- BLANKING
- ADDITIONAL VIDEO OUTPUT WITH POSITIVE SYNC

CHROMINANCE SECTION

- GAIN CONTROLLED AMPLIFIER
- CHROMA GAIN TRACKS WITH CONTRAST
- SEPARATE DC SATURATION CONTROL
- COMBINED CHROMA AND BURST OUTPUT
- BURST AMPLITUDE INDEPENDENT OF CONTRAST AND SATURATION CONTROL
- DIRECT DELAY LINE DRIVE FROM THE IC

*Planar is patented Fairchild process.


CONNECTION DIAGRAM
16-PIN DIP
PACKAGE OUTLINE 9B



ORDER INFORMATION

TYPE	PART NO.
2560	TDA2560

BLOCK DIAGRAM



FAIRCHILD • TDA2560

ABSOLUTE MAXIMUM RATINGS

Supply Voltage
 Power Dissipation
 Operating Temperature Range
 Storage Temperature Range
 Pin Temperature (Soldering, 10 s)


14 V
 930 mW
 0°C to +65°C
 -55°C to +125°C
 260°C

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_+ = 12\text{ V}$, $R_G = 2.7\text{ k}\Omega$; (see test circuit unless otherwise specified).

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range (V_S)	Note 1	10	12	14	V
Supply Current (I_S)			45		mA
Allowable Hum on Supply Line					100
LUMINANCE AMPLIFIER (Note 2)					
Input Signal Current (I_{14}) Black to White Value	$I_{14} = 0.25\text{ mA}$ Notes 2, 5		0.2		mA
Input-Bias Current (I_{14})			0.25		mA
Input Impedance			150		Ω
Gain (Pin 13)			40		dB
Contrast Control Range	See Figure 1	20			dB
Contrast Control Voltage Range (V_{16})			2-4		V
Contrast Control Current (I_{16})				8.0	μA
Black Level Range (V_{10})				3.0	V
Brightness Control Voltage Range (V_{11})	$V_{11} \geq 4\text{ V}$	1.0			V
Brightness Control Current (I_{11})				1 to 3	
Black Level Stability with Temperature				20	mV/ $^\circ\text{C}$
Black Level Stability with Contrast (V_{10}) See Applications section Pin 10	$I_{14} = 0.25\text{ mA}$			10	mV
Bandwidth (-3 dB)	Nominal Contrast	5.0			MHz
Output Voltage (V_{10}) (Black to White)	Max. Contrast, $I_{14} = 0.2\text{ mA}$		3.0		V
Output Voltage (V_{15}) (Black to White)	Sync Positive $I_{14} = 0.2\text{ mA}$ (Black to White)		3.4		V _{pk-pk}
BLACK LEVEL CLAMP PULSE					
ON Level V_7	Note 3	7.0		V+	V
OFF Level V_7	See Figure 3			5.0	V
BLANKING PULSE					
ON Level V_9	Note 4 (See Figure 4) $V_{10} = 0\text{ V}$	2.5		4.5	V
OFF Level V_9				1.5	V
ON Level V_9	$V_{10} = 1.5\text{ V}$	6.0		V+	V
OFF Level V_9				4.5	V
CHROMINANCE AMPLIFIER					
Input Signal V_2	Note 6	4.0		80	mV _{pk-pk}
Chroma Output Signal V_6	Nominal Contrast and Saturation $V_{burst} = 1\text{ V}_{pk-pk}$ $V_{burst} = 1\text{ V}_{pk-pk}$		2.0		V _{pk-pk}
Maximum Chroma Output V_6 Bandwidth (-3 dB)		6.0		4.6	V _{pk-pk}
Ratio of Burst to Chroma at Nominal Contrast and Saturation	See Note 2, 6, and 7		1:2		MHz V/V
ACC Starting Voltage - V_3	Note 8		1.2		V
ACC Range		30			dB
Tracking between Luma and Chroma with Contrast Control	10 dB Contrast Control Adjustment		± 1.0		dB
Saturation Control Range		20			dB
Saturation Control Voltage Range	See Figure 2		2-4		V
Gating Pulse					
ON Level V_7		2.3		5.0	V
OFF Level V_7	See Figure 3			1.0	V
Width		8.0			μs
Signal pulse Noise to Noise Ratio	Nominal Input Voltage	46			dB
Phase Shift between Burst and Chroma				5.0	°

FAIRCHILD • TDA2560

EQUIVALENT CIRCUIT



RELATIVE CONTRAST GAIN AS A FUNCTION OF CONTROL VOLTAGE




Fig. 1

RELATIVE SATURATION GAIN AS A FUNCTION OF CONTROL VOLTAGE




Fig. 2




Fig. 3 PIN 7 INPUT VOLTAGE (SANDCASTLE PULSE)




Fig. 4 DUAL THRESHOLD LUMINANCE BLANKING


FAIRCHILD • TDA2560

NOTES:

1. Load on pin 6 is 1.5 kΩ. No load on pins 10 and 15.
2. Nominal contrast is defined as maximum contrast -3 dB
Nominal Saturation is defined as maximum saturation -6 dB
3. This pulse (pin 7) is used for gating the chrominance amplifier and black level clamping. The latter function is actuated at +7 V. The input pulse must have an amplitude such that the clamping circuit is active only during the back porch of the blanking interval. The gating pulse switches the gain of the chroma amplifier to maximum during the flyback time, when the pulse rises above 2.3 V and switches it back to the normal setting when the pulse falls below 1 V.
4. This pulse (pin 9) is used for blanking the luminance amplifier. When the pulse exceeds +2.5 V, the output signal is blanked to a level of about 0 V. When the input exceeds +6 V, a fixed level of about +1.5 V is inserted in the output signal. This level can be used for clamping purposes.
5. The gain of the luminance amplifiers may be adjusted by varying R_G (see test circuit). R_G adjusts the gain of the contrast control circuit. This circuit configuration was chosen to keep the variation in gain to a minimum. With this design, the variation in gain is primarily a function of the ratio of the delay line matching resistors to R_G. At R_G = 2.7 kΩ, the output voltage at nominal contrast is 3 V black-to-white with an input current of 0.2 mA black-to-white. Under these conditions the gain is;

$$A V = 20 \log \frac{\Delta V_{OUT}}{\Delta I_{IN} \times R_{IN}} = 20 \log \left(\frac{3 V}{(.2 \text{ mA}) (150 \Omega)} \right) = 40 \text{ dB}$$
6. All measurements of the chrominance signal are based on a color bar signal with 75% saturation; i.e., the burst-to-chrominance ratio is 1:2.
7. The chrominance and burst signal are both available on this pin (6). The burst signal is not affected by the contrast and saturation control and is kept constant by the ACC circuit of the TDA2522. The output of the delay line matrix circuit, which is the input of the TDA2560, is thus automatically compensated for insertion losses. Therefore, the output signal of the TDA2560 is determined by the insertion losses of the delay line. At nominal contrast and saturation setting, the ratio of the burst to the chrominance signal at the output is typically identical to that at the input.
8. A negative-going control voltage decreases the gain.

TEST AND APPLICATION CIRCUIT



FAIRCHILD • TDA2560

APPLICATIONS INFORMATION

A basic description of the conditions and signals at each pin is shown below:

1. **BALANCED CHROMINANCE INPUT SIGNAL (in conjunction with pin 2)**
The balanced input signal is derived from the chrominance bandpass filter, which is designed to provide a push-pull input. A signal amplitude of at least 4 mV peak-to-peak is required between pins 1 and 2. The chrominance amplifier is stabilized by an external feedback loop from the output (pin 6) to the input (pins 1 and 2). The required level at pins 1 and 2 is 3 V. All measurements of the chrominance signals are based on a color bar signal with 75% saturation: i.e., the burst-to-chrominance ratio of the input signal is 1 : 2.
2. **CHROMINANCE SIGNAL INPUT (see pin 1)**
3. **ACC INPUT**
A negative-going potential, starting at +1.2 V, gives a 40 db range of ACC. Maximum gain reduction is achieved at an input voltage of 500 mV.
4. **CHROMINANCE SATURATION CONTROL**
A control range of +6 dB to >-14 dB is provided over a range of dc potential on pin 4 from +2 to +4 V. The saturation control is a linear function of the control voltage.
5. **GROUND**
6. **CHROMINANCE SIGNAL OUTPUT**
For nominal settings of saturation and contrast controls (max. -6 dB for saturation, and max. -3 dB for contrast) both the chroma and burst are available at this pin, and in the same ratio as at the input pins 1 and 2. The burst signal is not affected by the saturation and contrast controls. The acc circuit of the TDA2522 will hold the color burst amplitude constant at the input of the TDA2522. As the PAL delay line is situated between the TDA2560 and TDA2522, there may be some variation of the nominal 1 V peak-to-peak burst output of the TDA2560, depending on the tolerances of the delay line. An external network is required from pin 6 of the TDA2560 to provide negative dc feedback in the chroma channel via pins 1 and 2.
7. **BURST GATING AND CLAMPING PULSE INPUT**
A two-level pulse is required at this pin to be used for burst gate and black level clamping. The black level clamp is activated when the pulse level is greater than 7 V. The timing of this interval should be such that no appreciable encroachment occurs into the sync pulse on picture line periods during normal operation of the receiver. The burst gate, which switches the gain of the chroma amplifier to maximum, requires that the input pulse at pin 7 should be sufficiently wide, at least 8 μ s, at the actuating level of 2.3 V.
8. **V+**
Correct operation occurs within the range 10 to 14 V. All signal and control levels have a linear dependency on supply voltage but, in any given receiver design, this range may be restricted due to considerations of tracking between the power supply variations and picture contrast and chroma levels.
9. **FLYBACK BLANKING INPUT WAVEFORM**
This pin is used for blanking the luminance amplifier. When the input pulse exceeds +2.5 V, the output signal is blanked to a level of about 0 V. When the input exceeds +6 V, a fixed level of about 1.5 V is inserted in the output. This level can be used for clamping purposes.
10. **LUMINANCE SIGNAL OUTPUT**
An emitter follower provides a low impedance output signal of 3 V black-to-white amplitude at nominal contrast setting having a black level in the range 1 to 3 V. An external emitter load resistor is not required. The luminance amplitude available for nominal contrast may be modified according to the resistor value from pin 13 to the +12 V supply. At an input bias current of 0.25 mA during black level, the amplifier is compensated so that the black level shift does not exceed 10 mV as a function of contrast control setting. When the input current deviates from this value, the black level shift amounts to 100 mV/mA.

APPLICATIONS INFORMATION (continued)**11. BRIGHTNESS CONTROL**

The black level at the luminance output (pin 10) is identical to the control voltage required at this pin. A range of black level from 1 to 3 V may be obtained.

12. BLACK LEVEL CLAMP CAPACITOR**13. LUMINANCE GAIN SETTING RESISTOR**

The gain of the luminance amplifier may be adjusted by selection of the resistor value from pin 13 to +12 V. The nominal luminance output amplitude is 3 V black-to-white at pin 10 when this resistor is 2.7 k Ω , and the input current is 0.2 mA black-to-white. Maximum and minimum values of this resistor are 3.9 k Ω and 1.8 k Ω respectively.

14. LUMINANCE SIGNAL INPUT

A low input impedance in the form of a current sink is obtained at this pin. Nominal input current is 0.2 mA black-to-white. The luminance signal may be coupled to pin 14 using a dc blocking capacitor and, in addition, a resistor employed to give a dc current into pin 14 at black level of about 0.25 mA.

15. LUMINANCE SIGNAL OUTPUT FOR SYNC SEPARATOR PURPOSES

A luminance signal output with positive-going sync is available which is not affected by the contrast control or the value of resistor at pin 13. This voltage is intended for drive of sync separator circuits. The output amplitude is 3.4 V peak-to-peak when the luminance signal input is 0.2 mA black-to-white.

16. CONTRAST CONTROL

With 3 V on this pin, the gain of the luminance channel is such that 0.2 mA black-to-white at pin 14 gives a luminance output on pin 10 of 3 V black-to-white. The nominal value of 2.7 k Ω is then assumed for the resistor from pin 13 to the +12 V supply. The variation of control potential at pin 16 from 2 to 4 V gives -17 to +3 dB gain variation of the luminance channel. A similar variation in the chrominance channel occurs in order to provide correct tracking between the two signals.

TDA2590

TV HORIZONTAL OSCILLATOR COMBINATION


FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The TDA2590 is a monolithic integrated circuit designed as a horizontal oscillator combination for TV receivers and monitors. It is constructed using the Fairchild Planar* process.

- LINE OSCILLATOR USING THE THRESHOLD SWITCHING PRINCIPLE
- PHASE COMPARISON BETWEEN SYNC PULSE AND OSCILLATOR VOLTAGE (ϕ_1)
- PHASE COMPARISON BETWEEN LINE FLYBACK PULSE AND OSCILLATOR VOLTAGE (ϕ_2)
- SWITCH FOR CHANGING THE FILTER CHARACTERISTIC AND THE GATE CIRCUIT (WHEN USED FOR VCR)
- COINCIDENCE DETECTOR (ϕ_3)
- SYNC SEPARATOR
- NOISE SEPARATOR
- VERTICAL SYNC SEPARATOR AND OUTPUT STAGE
- COLOR BURST KEYING AND LINE FLYBACK BLANKING PULSE GENERATOR
- PHASE SHIFTER FOR THE OUTPUT PULSE
- OUTPUT PULSE DURATION SWITCHING
- OUTPUT STAGE FOR DIRECT DRIVE OF THYRISTOR DEFLECTION CIRCUITS
- SYNC GATING PULSE GENERATOR
- LOW SUPPLY VOLTAGE PROTECTION

*Planar is a patented Fairchild process.


CONNECTION DIAGRAM
16-PIN DIP
(TOP VIEW)
PACKAGE OUTLINE 9B



ORDER INFORMATION

TYPE 2590 PART NO. TDA2590

BLOCK DIAGRAM



FAIRCHILD • TDA2590

ABSOLUTE MAXIMUM RATINGS

Supply Voltage at Pin 1 (When Supplied by the IC)	13.2 V
Supply Voltage at Pin 2	18 V
Power Dissipation	800 mW
Storage Temperature	-25°C to +125°C
Operating Temperature	-20°C to +60°C
Pin Temperature (Soldering, 10 s)	260°C

VOLTAGES

V ₄ , V ₁₁	0 to 13.2 V
V ₉ , V ₁₀	-6 to +6 V

CURRENTS

I ₂ (peak)	400 mA
I ₃ (peak)	-400 mA
I ₄	1 mA
I ₆	±10 mA
I ₇	-10 mA
I ₁₁	2 mA

ELECTRICAL CHARACTERISTICS: T_A = 25°C; V₁ = 12 V. See test circuit unless otherwise noted.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Current	I ₁		30		mA	
SYNC SEPARATOR (PIN 9)						
Input Switching Voltage	V ₉		0.8		V	
Input Keying Current	I ₉		5	100	μA	
Input Blocking Current	I ₉	V ₉ = -5 V		1	μA	
Input Switching Current	I ₉			5	μA	
Input Voltage (pk-pk)	V ₉	Sync Positive Video Signal	1	3	7	V _{pk-pk}
NOISE SEPARATOR (PIN 10)						
Input Switching Voltage	V ₁₀		1.4		V	
Input Keying Current	I ₁₀		5	100	μA	
Input Switching Current	I ₁₀		150		μA	
Input Blocking Current	I ₁₀	V ₁₀ = -5 V		1	μA	
Input Voltage (pk-pk)	V ₁₀	Sync Positive Video Signal	1	3	7	V _{pk-pk}
Superimposed Noise Voltage (pk-pk)	V _n			7	V _{pk-pk}	
LINE FLYBACK PULSE (PIN 6)						
Input Current	I ₆		10		μA	
Input Switching Voltage	V ₆		1.4		V	
Input Limiting Voltage	V ₆		-0.7 to +1.4		V	
Input Resistance	R ₆		400		Ω	
PULSE DURATION SWITCH (PIN 4)						
Input Voltage	V ₄	t = 0 μs, V ₃ = 0 (Note 1)		5.4 to 6.5	V	
		t = 6 μs		9.4 to V ₁	V	
		t = 14 μs + t _d (Note 6)		0 to 4	V	
Input Current	I ₄	t = 0 μs, V ₃ = 0		0	μA	
		t = 6 μs	200		μA	
		t = 14 μs + t _d (Note 6)		-200	μA	

FAIRCHILD • TDA2590

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$; $V_1 = 12\text{ V}$, See test circuit unless otherwise noted. (Cont'd)

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
OSCILLATOR (PIN 14 and PIN 15)						
Low Level Threshold Voltage	V_{14}			4.4		V
High Level Threshold Voltage	V_{14}			7.6		V
Discharge Current	I_{14}			± 47		mA
Free Running Frequency	f_0	$C_{14} = 4.7\text{ nF}$, $R_{15} = 12\text{ k}\Omega$		15625		Hz
Spread of Frequency	$\Delta f_0/f_0$	Note 4	-5		+5	%
Frequency Control Sensitivity	$\Delta f_0/\Delta I_{15}$			31		Hz/ μA
Adjustment Range	$\Delta f_0/f_0$			± 10		%
Frequency Change With Supply Voltage	$\frac{\Delta f_0/f_0}{\Delta V/V_{\text{nom}}}$	$V_1 = 12\text{ V}$, Note 4	-0.05		+0.05	
Frequency Change With Supply Voltage	Δf_0	$V_1 = 12\text{ to }5\text{ V}$, Note 4	10		+10	%
Temperature Coefficient of Oscillator Frequency per $^\circ\text{C}$		Note 4	-10^{-4}		$+10^{-4}$	
COINCIDENCE DETECTOR (ϕ_3) and SWITCHING ON VCR (PIN 11)						
Input Voltage	V_{11}	Note 2		0 to 1.5		V
Input Current	I_{11}	Note 2			-200	μA
Input Voltage	V_{11}			9 to V_1		V
Input Current	I_{11}			1 to 2		mA
Output Voltage	V_{11}			0.5 to 6		V
Peak Output Current	I_{11}	Without Coincidence		0.1		mA
Peak Output Current	I_{11}	With Coincidence		-0.5		mA
VERTICAL SYNC PULSE (PIN 8)						
		Positive Going				
Output Voltage	V_8		10	11		$V_{\text{pk-pk}}$
Output Resistance	R_8			2		$\text{k}\Omega$
Turn-ON Delay	t_{on}	Delay between leading edge of input & output signal		12		μs
Turn-OFF Delay	t_{off}	Delay between trailing edge of input & output signal	t_{on}			μs
BLANKING AND BURST GATING PULSE (PIN 7)						
		Positive Going				
Burst Gating Pulse Output Voltage	V_7		10	11		$V_{\text{pk-pk}}$
Output Resistance	R_7			400		Ω
Phase Relationship to Leading Edge	t	Note 3 $V_7 = 7\text{ V}$		1.9 typ 1.0 to 2.8		μs
Phase Relationship to Trailing Edge	t	Note 3 $V_7 = 7\text{ V}$		6.6 typ 5.8 to 7.4		μs
Blanking Pulse Output Voltage	V_7			2.5 to 3.5		V
LINE DRIVE PULSE (PIN 3)						
		Positive Going				
Output Voltage	V_3			10.5		$V_{\text{pk-pk}}$
Output Current (Average Value)	I_3			-100		mA
Output Resistance	R_3	For leading edge of Line Pulse		2.5		Ω
Output Resistance	R_3	For trailing edge of Line Pulse		20		Ω
Output Pulse Duration	t_p	$V_4 > 9.4\text{ V}$		6 typ 4.5-7.5		μs
Output Pulse Duration	t_p	$V_4 < 4\text{ V}$, Note 6		14 + td		μs
Supply Voltage for Switching off the Output Pulse	V_1			4		V

FAIRCHILD • TDA2590

ELECTRICAL CHARACTERISTICS: $T_A = 25^\circ\text{C}$; $V_1 = 12\text{ V}$, See test circuit unless otherwise noted. (Cont'd)

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
PHASE COMPARISON (ϕ_1) (PIN 13)		Sync Pulse/Oscillator				
Control Voltage Range	V_{13}			3.8 to 8.2		V
Peak Control Current	I_{13}			± 2.1 typ ± 1.9 -2.3		mA
Output Blocking Current	I_{13}	$V_{13} = 4$ to 8 V			1	μA
Output Resistance	R_{13}	Current Source $V_{13} = 4$ to 8 V		High		ohmic
Output Resistance	R_{13}	Emitter Follower $V_{13} < 3.8$ or $> 8.2\text{ V}$		Low		ohmic
Control Sensitivity				2		$\text{kHz}/\mu\text{s}$
Capture & Holding Range	Δf	$82\text{ k}\Omega$ between Pins 13 & 15		± 780		Hz
Spread of Capture & Holding Range	$\Delta(\Delta f)$	Note 4		± 10		%
PHASE COMPARISON (ϕ_2) (PIN 5)		Oscillator/Line Flyback Pulse				
Control Voltage Range	V_5			5.4 to 7.6		V
Peak Control Current	I_5			± 1		mA
Input Current at Blocked Phase Detector	I_5	$V_5 = 5.4$ to 7.6 V			5	μA
Output Resistance	R_5	Current Source $V_5 = 5.4$ to 7.6 V		High		ohmic
Output Resistance	R_5	$V_5 = < 5.4$ or $> 7.6\text{ V}$		8		$\text{k}\Omega$
Allowable Delay between Leading Edge of Output Pulse and Leading Edge of Flyback Pulse ($t_{rp} = 12\ \mu\text{s}$)	t_d			0-15		μs
Static Control Error	$\Delta t/\Delta t_d$				0.2	%
OVERALL PHASE RELATION		Note 5				
Phase Relation Between Middle of Sync Pulse and the Middle of the Flyback Pulse	t			2.6		μs
Tolerance of Phase Relationship	Δt		-0.7		+0.7	μs
TIME CONSTANT SWITCH (PIN 12)						
Output Voltage	V_{12}			6		V
Output Current	I_{12}		-1		+1	mA
Output Resistance	R_{12}	$V_{11} = 2.5$ to 7 V		100		Ω
Output Resistance	R_{12}	$V_{11} = < 1.5\text{ V}$ or $> 9\text{ V}$		60		$\text{k}\Omega$
INTERNAL GATING PULSE						
Pulse Duration	t_p			7.5		μs


NOTES:


1. Can also be left unconnected.
2. When supplied by the IC.
3. Phase relationship between the middle of the sync pulse at the input and leading or trailing edge of the burst gating pulse.
4. Excluding the affect of variations in external components tolerances.
5. The adjustment of the overall phase relation and consequently the leading edge of the output pulse occurs automatically by phase control ϕ_2 . If additional adjustment is used, the following values apply:
 ADJUSTMENT SENSITIVITY
 caused by: adjustment voltage $\Delta V_5/\Delta t$ typ $0.1\text{ V}/\mu\text{s}$
 adjustment current $\Delta I_5/\Delta t$ typ $30\ \mu\text{A}/\mu\text{s}$
6. t_d = switch-OFF delay of the line output stage.

4


FAIRCHILD • TDA2590


EQUIVALENT CIRCUIT





TEST AND APPLICATIONS CIRCUIT





NUMERICAL INDEX, SELECTION GUIDE
AND INDUSTRY CROSS REFERENCE 1

QUALITY AND HI REL PROCESSING 2

DICE 3

PRODUCT INFORMATION – DATA SHEETS 4


ORDER AND PACKAGE INFORMATION 5

FAIRCHILD FIELD SALES OFFICES,
REPRESENTATIVES AND DISTRIBUTORS 6

PACKAGE OUTLINES


In Accordance with
JEDEC (TO-78)

(H)5C



In Accordance with
JEDEC (TO-100)

(H)5Q



NOTES:


- Pins are solder dipped to within .040 of seating plane
- Six pins through
- Pins 2 and 6 are omitted
- 50 mil kovar header
- Package weight is 0.95 gram

NOTES:

- Pins solder dipped to the seating plane
- Ten pins thru
- 15 mil kovar header
- Package weight is 1.32 grams

In Accordance with
JEDEC (TO-99)

(H)5S



NOTES:


- Pins are solder dipped to seating plane
- Seven leads thru, pins No. 4 connected to case
- 15 mil kovar header
- Package weight is 1.22 grams

All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES

In Accordance with
JEDEC (TO-116)
14-Pin Hermetic Dual In-Line

(D)6A




NOTES:

- Pins are intended for insertion in hole rows on .300" (7.620) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020" (0.508) diameter pin
- Pins are alloy 42
- Package weight is 2.0 grams

16-Pin Hermetic Dual In-Line

(D)6B



NOTES:


- Pins are tin-plated 42 alloy
- Pins are intended for insertion in hole rows on .300" centers (7.62)
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board-drilling dimensions should equal your practice for .020 inch diameter pin (0.51)
- Hermetically sealed alumina package
- Cavity size is .110 x .140 (2.79 x 3.56)
- Package weight is 2.0 grams
- *The .037-.027 dimension does not apply to the corner pins

All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES

16-Pin Molded Dual In-Line
9B Package for all TAA, TBA and TDA types

9B




NOTES:

- Pins are tin-plated copper
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- Board-drilling dimensions should equal your practice for .020 inch (0.51) diameter pin
- Package weight is 0.9 gram
- *Package material varies depending on the product line
- ***The .037-.027 (0.94-0.69) dimension does not apply to the corner pins
- **Notch or ejector hole varies depending on the product line

16-Pin Molded Quad In-Line
9D Quad Package for all TAA, TBA, TDA types

9D




NOTES:

- Pins are tin-plated copper
- Pins are intended for insertion in hole rows on .300" (7.62) centers
- Board-drilling dimensions should equal your practice for .020 inch (0.51) diameter pin
- Package weight is 0.9 gram
- *Package material varies depending on the product line
- **The .037-.027 (0.94-0.69) dimension does not apply to the corner pins

All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES


14-Pin Plastic Quad In-Line (L)9C
(JEDEC TO-116 Outline*)



NOTES:

- Pins are tin-plated copper
- Board-drilling dimensions should equal your practice for .020 (0.51) inch diameter pin
- Package weight is 0.9 gram
- *This is a 9A package with the pins formed in assembly


14-Pin Plastic Dual In-Line (AP)9H
(With Copper Slug)



NOTES:

- Pins are tin-plated kovar
- Board-drilling dimensions should equal your practice for .020 (0.51) inch diameter lead
- Package material is epoxy with copper slug
- Package weight is 0.9 gram
- Pin 14 is identified by an indentation on underside of package

14-Pin Plastic Dual In-Line (BP)9J
(Copper Slug and Heat Bracket)*




NOTES:

- Pins are tin-plated kovar
- Package material is epoxy with copper slug and tin-plated bracket
- Board-drilling dimensions should equal your practice for .020 (0.51) diameter pin
- *Package is the same as 9H except that a heat bracket is attached
- Pin 14 is identified by an indentation on underside of package

PACKAGE OUTLINES

**14-Pin Plastic Quad In-Line
(With Copper Slug)**

A12




NOTES:

- Pins are tin-plated kovar
- Package material is epoxy with copper slug
- Board-material dimensions should equal your practice for .020 (0.51) inch diameter pin
- Pin 14 identified by indentation on underside

**14-Pin Plastic Quad In-Line
(Copper Slug and Heat Bracket)***

B11



NOTES:


- Pins are tin-plated kovar
- Package material is epoxy with copper slug and tin-plated bracket
- Board-drilling dimensions for pins should equal your practice for .020 (0.51) inch diameter pin
- Pin 14 identified by indentation on underside

All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES

12-Pin Power Plastic Package

(P3) 9W




NOTES:

Package is plastic with tin-plated copper pins and wings
 Package weight is 0.9 gram
 The heat sinking tabs are electrically connected to the most negative potential pin

12-Pin Power Plastic Package

(P4) 9W



NOTES:


Package is plastic with tin-plated copper pins and wings
 Package weight is 0.9 gram
 The heat sinking tabs are electrically connected to the most negative potential pin

All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES


12-Pin Power Plastic Dual In-Line

9W (P6)



NOTES:

- Package is plastic with tin-plated copper pins and wings
- Package weight is 0.9 gram
- The heat sinking tabs are electrically connected to the most negative potential pin




All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES

**5-Pin Power Package
Vertical Mounting**

(V) GO




NOTES:

- Mounting tab electrically connected to center pin
- Package is molded over a copper base material with solderable pins
- Package weight is 2.1 grams

**5-Pin Power Package
Horizontal Mounting**

(H) GO




NOTES:

- Mounting tab electrically connected to center pin
- Package is molded over a copper base material with solderable pins
- Package weight is 2.1 grams

All dimensions in inches (**bold**) and millimeters (parentheses)

PACKAGE OUTLINES

4-Pin Power Mini DIP (T2)9V




NOTES:

Package is plastic with tin-plated copper pins and wings

Package weight is 0.6 gram

T-2 package is intended to be mounted with the tabs flush with the top of the PC board. Either No. 2-56 screws or No. 2 rivets may be used to secure the package. Single or double-sided PC boards can be used. Thermal compound is recommended.

4-Pin Single Side Power (U1)8Z Plastic Mini DIP



NOTES:

Package is plastic with tin-plated copper pins


Board-drilling dimensions should equal your practice for .033 (0.84) inch diameter pins

Package weight is 0.6 gram

Tab is electrically insulated from leads

This package is intended to be mounted with the tab flush with the top of the PC board or heat sink. A No. 4 screw may be used to secure the package. Thermal compound is recommended.

All dimensions in inches (**bold**) and millimeters (parentheses)



NUMERICAL INDEX, SELECTION GUIDE AND INDUSTRY CROSS REFERENCE	1
QUALITY AND HI REL PROCESSING	2
DICE	3
PRODUCT INFORMATION— DATA SHEETS	4
ORDER AND PACKAGE INFORMATION	5
FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS	6

FAIRCHILD SEMICONDUCTOR

FIELD SALES OFFICE AND DISTRIBUTOR LOCATIONS

ITALY

SALES OFFICES

Fairchild Semiconduttori S.p.A.
Via Rosellini 12
20124 Milano
Tel: (02) 6 88 74 51
Telex: 36522

Fairchild Semiconduttori S.p.A.
Via Flaminia Vecchia, 653
00191 Roma
Tel: (06) 3 27 40 06 / 3 28 75 48
Telex: 63046

DISTRIBUTORS

Adelsy s.a.s.
Viale Lombardia 17/2
40141 Bologna
Tel: (051) 48 11 49 / 47 06 22
Telex: 51226

A.E.P.
Via Terracina 311
80125 Napoli
Tel: (081) 630 006

Claitron S.p.A.
Viale Certosa 269
20151 Milano
Tel: (02) 30 88 085/7

Compres s.r.l.
Viale Romagna, 1
20092 Cinisello Balsamo (MI)
Tel: 61 80 345 - 61 80 809
Telex: 39484

Gagliardi Elettronica s.n.c.
Via Vacchieri 8
10097 Regina Margherita (TO)
Tel: (011) 78 01 081/2/3
Telex: 22460

Hellis
Piazza Amendola 1
41049 Sassuolo
Tel: (059) 80 41 04

Microlem s.a.s.
Via Monteverdi 5
20131 Milano
Tel: (02) 22 03 17 / 22 03 26

Pantronic s.r.l.
Via Flaminia Nuova 219
00191 Roma
Tel: 32 48 66 / 32 88 048
Telex: 63405

FRANCE

SALES OFFICE

Fairchild Camera and Instrument (France) SA
121, Avenue d'Italie
75013 Paris
Tel: (1) 5 80 55 66
Telex: 260937 - 200614

DISTRIBUTORS

Aimex SA
48, Rue de L'Aubepine
9160 Anthony Cedex
Tel: 666 21 12
Telex: 20067

Martec
36, Rue Louis Pasteur
92100 Boulogne

R.E.A.
9, Rue Ernest Cognacq
92300 Levallois
Tel: 758 11 11
Telex: 620630

Scientech
11, Avenue Ferdinand Buisson
75016 Paris
Tel.: 609 91 36
Telex: 26004

Societe Aufray and Cie
45, Rue Gustave Nicolle
76057 Le Havre Cedex
Tel: 16 35 21 34 00

Societe Aufray
Entrepots de la Asse Seine
Zone Industrielle
76800 Saint Etienne du Rouvray
Tel: 16 35 65 2 22

Feutrier
Avenue des Trois Glorieuses
42270 Saint Priest en Jarez
Tel: 15 77 74 67 33
Telex: 300021

Societe Gros S.
13, Avenue Victor Hugo
59350 Saint Andre les Lille
Tel: 16 20 51 21 33
Telex: 120257

Societe Gros S.A.
14, Avenue du General Leclerc
54000 Nancy
Tel: 15 28 24 22
Telex: 8507

S.C.T. (Societe Commerciale Toutelectric)
15-17, Boulevard Bon Repos
31008 Toulouse Cedex
Tel: 15 61 62 11 33
Telex: 531501

S.R.D. (Societe de Representation et de Distribution)
88, Rue du Commandant Mages
13001 Marseille
Tel: 15 91 50 33 55 / 64 23 78/79
Telex: 440076

DIMEX
12, Rue du Seminaire
94150 Rungis
Tel: 686 52 10
Telex: 200420

SPAIN

DISTRIBUTORS

Kontron, S.A.
División Electrónica
Costa Brava, 13
Mirasierra
Madrid - 34
Telf: 734 84 13
Telex: 23382 KONT E

Kimates Iberica, S.A.
Avda. Grimo. Franco 618, 5.º B
Barcelona-15
Telf: 230 02 04/230 02 05
Telex: 52927 ECROS E

REPRESENTATIVES

Fagor Electrotecnica, S. Coop.
San Andres s/n
s/n. Apartado 33
Mondragón (Guipúzcoa)
Tel: 79 12 44
Telex: 31621 FAGO E

GREECE

REPRESENTATIVE

Hellenic Scientific Representations Ltd
11 Vrassida Street,
Athens 612
Tel. 711.140 - 713.154
Tlx. 219330 GR

GERMANY**SALES OFFICES**

Fairchild Camera and Instrument (Deutschland) GmbH
Daimlerstr. 15
8046 Garching-Hochbrueck
W-Germany
Tel: (089) 32 00 31
Telex: 0524831 fair d

Fairchild Camera and Instrument (Deutschland) GmbH
3000 Hannover
Deltzenstrasse 15
Tel: (0511) 1 78 44
Telex: 09 22922

Fairchild Camera and Instrument (Deutschland) GmbH
8500 Nuernberg
Waldluststrasse 1
Tel: (0911) 40 70 05
Telex: 06 23665

DISTRIBUTORS

Elektronik 2000 Vertriebs GmbH
8000 Muenchen 80
Neumarkter Str. 75
Tel: (089) 43 40 61 - Telex: 0522561

Technoprojekt
Heinrich-Ebner-Str. 13
7000 Stuttgart
Tel: 56 17 12 - Telex: 07254490

Elcowa GmbH
6200 Wiesbaden-Schierstein
Zeilstrasse 32
Tel: (06121) 2 30 01
Telex: 04 186 202

Berger Elektronik GmbH
6000 Frankfurt
Am Tiergarten 14
Tel: (0611) 49 03 11
Telex: 04 12649

Unitronic GmbH
4000 Duesseldorf 30
Muensterstr. 338
Tel: (0211) 63 42 14
Telex: 08 586434

Spezial Electronic KG
Kreuzbreite 15
3062 Bueckeberg
Tel: (05722) 10 11
Telex: 0971624

IBH Ingenieurbüro Harm
Gutenbergring 35
2000 Norderstedt
Tel: (040) 52 31 933
Telex: 2174188

Dr. Dohrenberg
1000 Berlin 30
Bayreuther Str. 3
Tel: (030) 2 13 80 45 - Telex: 01 84860

BENELUX**SALES OFFICE**

Fairchild Camera and Instrument GmbH
Paradijslaan 39
Eindhoven - Holland
Tel: (040) 44 69 09 - Telex: 51024

DISTRIBUTORS

Rodelco Sa/Nv
Av. H. Hooverlaan, 32
B-1200 Brussel
Tel: (02) 73 54 137
Telex: 61415

Inelco Nederland BV
Joan Muyskenweg 22
NL-1006 Amsterdam
Tel: (020) 93 48 24
Telex 14622

SCANDINAVIA**SALES OFFICE**

Fairchild Semiconductor AB
Svartengsgatan 6
S-11620 Stockholm
Tel: (08) 44 92 55 - Telex: 17759

DISTRIBUTORS

E. Friis-Mikkelsen A/S
51 Krogshøjvej
DK-2880 Bagsvaerd
Tel: (02) 98 63 33 - Telex: 22350

Findip AB
Teollisuustie 7
P.O. Box 34
SF-02700 Kaunialainen
Tel: (90) 50 22 55
Telex: 123129

Datamatik AS
Ostersjoveien 62
Oslo 6, Norway
Tel: (02) 26 63 30
Telex: 16067

Nordqvist & Berg
P.O. Box 9145
S-10272 Stockholm
Tel: (08) 69 04 00
Telex: 10407

ITT Multikomponent
Ankdammgatan 32
S-171 43 Solna Sweden
Tel: (08) 83 51 50
Telex: 10516

ITT Electronic Service Danmark
Fabriksparken 31
DK - 260 Glostrup - Denmark
Tel: (02) 45 22 45
Telex: 33355

Multikomponent
Kuortaneenkatu 1
SF-00510 Helsinki 51 Finland
Tel: 90-73 90 19/73 90 94
Telex: 121450

UNITED KINGDOM**SALES OFFICES**

Fairchild Camera and Instrument (England) Ltd.
Kingmaker House
Station Road
New Barnet, Herts. EN5 1NX
Tel: (01) 4 40 73 11
Telex: 262835

DISTRIBUTORS

Barlec Ltd.
219 London Road
East Grinstead, Sussex
Tel: (0342) 2 43 83

Comway Electronics Ltd.
John Scott House
Market Street
Bracknell, Berks. RG12 1JU
Tel: Bracknell (0344) 2 47 65 / 2 45 71
Telex: 847201

Gothic Electronics Ltd.
Beacon House
Hampton Street
Birmingham B9B 3IP
Tel: (021) 236 5060 / 236 8541
Telex: 338731

I.T.T. Electronics Services
Edinburgh Way
Harlow, Essex
Tel: Harlow (0279) 26 777
Telex: 81146

Macro Marketing Ltd.
396 Bath Road
Slough, Bucks.
Tel: Slough (0753) 3 54 44
Burnham (06286) 6 30 11
Telex: 847083

Salford Electrical Instruments Ltd.
Peel Works, Barton Lane
Eccles Manchester M30 8 HL
Tel: (061) 7 89 50 81
Telex: 667711

S.C. European Components Ltd.
Unit 9, M 40 Industrial Centre
Coronation Road
High Wycombe, Bucks.
Tel: (0494) 3 61 46 - Telex: 837163

Superdis Ltd.
41 Loverock Road
Reading RG3 1ED, Berks.
Tel: (0734) 59 49 33
Telex: 847147

Neltronics Ltd.
John F. Kennedy-Road,
Naas Road
Dublin 12, Ireland
Tel: (Dublin) 50 18 45
Telex: 4837

Most Electronics Ltd.
24 Broughton Street
Cheetham Hill
Manchester M88 8NN
Tel: (061) 8317672
TWX: 66 83 04

**AUSTRIA
AND EASTERN EUROPE****SALES OFFICE**

Fairchild Electronics
Schwedenplatz 2
A-1010 Wien
Tel: (0222) 63 58 21
Telex: 75096

DISTRIBUTORS

Electronic Elektrot. Bauelem. Handelsges. GmbH
Ameisgasse 49-51
A-1140 Wien - Austria
Tel: (0222) 94 86 11
Telex: 12344

R.I.Z.
Bozidariceva 13
YU-41000 Zagreb
Tel: (041) 64 46 96 - Telex: 21288

OTHER DISTRIBUTORS.

W. Moor AG
Bahnstr. 58
CH-8105 Regensdorf
Tel: (01) 8 40 66 44 - Telex: 52042

Primotec AG
Wettingerstr. 23
CH-5400 Baden
Tel: (056) 26 52 62 - Telex: 58949

STG International Ltd.
Tel Aviv - Israel
Huberman Street 10 - P.O. Box 1275
Tel: (03) 24 82 31 - Telex: 32229

Teknim Ltd.
Tersani Cad. Kut Han No. 38/605
Karahöy, Istanbul
Turkey
Tel: 44 40 33
Telex: 23540

Teknim Ltd.
Riza Sah Pehlevi Cad. 7
Kavaklıdere, Ankara
Turkey
Tel: 27 58 00
Telex: 42155

Fairmont Electronic
P.O. Box 41102
Craighall 2024
South Africa
Tel: (48) 64 21 - Telex: 83227



Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice.
Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260; other patents pending.
Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product.
No other circuit patent licenses are implied.

